A Trimaran based framework for exploring the design space of VLIW ASIPs with coarse grain functional units

ABSTRACT

It is widely accepted that use of an Application Specific Instruction Set Processor (ASIP) in an embedded system can provide a solution which is much more flexible than ASICs and much more efficient than standard processors in terms of performance and power consumption. However a lack of an acceptable design methodology and supporting tools for ASIPs limits their use even today. We present in this paper a methodology for design space exploration of high performance VLIW ASIPs by modeling Application Specific Functional Units in Trimaran Compiler Infrastructure. To demonstrate the effectiveness of our strategy we consider two important applications FFT and Kalman Filter and perform compute intensive operations in these applications via special Functional Units. The results we obtain are very promising with up to 2x speed improvement.

REFERENCES

• 1: Shail Aditya , B. Ramakrishna Rau , Vinod Kathail, Automatic Architectural Synthesis of VLIW and EPIC Processors, Proceedings of the 12th international symposium on System synthesis, p.107, November 01-04, 1999
• 2: Shail Aditya, Vinod Kathail, and B. Ramakrishna Rau. Elcor's Machine Description System: Version 3.0. Technical Report HPL-1998-128, Hewlett-Packard Laboratories, October 1998.
• 3: Margarida F. Jacome , Gustavo de Veciana , Satish Pillai, Clustered VLIW architecture with predicated switching, Proceedings of the 38th conference on Design automation, p.696-701, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379050]
• 4: Paolo Ienne, Laura Pozzi, M. Vuletic. On the Limits of Processor Specialisation by Mapping Dataflow Sections on Ad-hoc Functional Units. CS Technical Report 01/376, LAP, EPFL, Lausanne. December 2001.
• 5: The Trimaran Compiler Infrastructure, http://www.trimaran.org.
• 6: Cesare Alippi , William Fornaciari , Laura Pozzi , Mariagiovanna Sami, A DAG-based design approach for reconfigurable VLIW processors, Proceedings of the conference on Design, automation and test in Europe, p.57-es, January 1999, Munich, Germany [doi>10.1145/307418.307504]
• 7: N. G. Busá , A. van der Werf , M. Bekooij, Scheduling coarse-grain operations for VLIW processors, Proceedings of the 13th international symposium on System synthesis, September 20-22, 2000, Madrid, Spain [doi>10.1145/501790.501802]
• 8: Greg Welch , Gary Bishop, An Introduction to the Kalman Filter, University of North Carolina at Chapel Hill, Chapel Hill, NC, 1995
• 9: L. Pozzi , M. Vuleti , P. Ienne, Automatic Topology-Based Identification of Instruction-Set Extensions for Embedded Processors, Proceedings of the conference on Design, automation and test in Europe, p.1138, March 04-08, 2002
• 10: J. Gyllenhaal, B. Rau, and W. Hwu. HMDES version 2.0 specification, IMPACT, University of Illinois, Urbana, IL, Tech. Rep. IMPACT-96-03, 1996.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.1 Single Data Stream Architectures

General Terms:
Performance

Keywords:
ASIP, Trimaran, VLIW, design space exploration, performance