Parametric timing and power macromodels for high level simulation of low-swing interconnects

ABSTRACT

The impact of global on-chip interconnections on power consumption and speed of integrated circuits is becoming a serious concern. Designers need therefore to quickly estimate how performance and power are affected by a given choice of the interconnection parameters (length, voltage swing, driver and receiver schematics and sizing). This work focuses on the entire communication channel (driver, interconnect, receiver), and provides high level parametric VHDL simulation models for low-swing signaling schemes. These SPICE-derived power and timing macromodels transfer electrical-level information to the RTL simulation in an event-driven fashion, as transitions occur at the input of the interconnect driver. The accuracy reached by this back-annotation technique is within 5% with respect to SPICE results, with only 4% simulation speed penalty in the worst case.

REFERENCES

• 1: H. Bakoglu. Circuits, Interconnections and Packaging for VLSI Addison-Wesley, 1990.
• 2: Tomás Bautista , Antonio Núñez, Quantitative study of the impact of design and synthesis options on processor core performance, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.3, p.461-473, June 2001 [doi>10.1109/92.929580]
• 3: Alessandro Bogliolo , Luca Benini , Giovanni De Micheli , Bruno Riccó, Gate-level power and current simulation of CMOS integrated circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.473-488, Dec. 1997 [doi>10.1109/92.645074]
• 4: J. Cong. An Interconnect-Centric Design Flow for Nanometer Technologies. Symposium VLSI Technology Systems Applications pages 54--57, June 1999.
• 5: Jason Cong , Zhigang Pan , Lei He , Cheng-Kok Koh , Kei-Yong Khoo, Interconnect design for deep submicron ICs, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.478-485, November 09-13, 1997, San Jose, California, United States
• 6: Jason Cong , Lei He , Cheng-Kok Koh , Patrick H. Madden, Performance optimization of VLSI interconnect layout, Integration, the VLSI Journal, v.21 n.1-2, p.1-94, Nov. 1996 [doi>10.1016/S0167-9260(96)00008-9]
• 7: J. Cong and Z. D. Pan. Interconnect Performance Estimation Models for Design Planning. IEEE Trans. on CAD of ICs and Systems 20(6):739--752, June 2001.
• 8: P. D. Fisher and R. Nesbitt. The Test of Time. Circuits and Devices pages 37--44, March 1998.
• 9: B. George et al. Power Analysi and Characterization for Semiconductor Design. Int. Workshop Low Power Design pages 215--218, 1994.
• 10: Kanishka Lahiri , Anand Raghunathan , Sujit Dey, Efficient exploration of the SoC communication architecture design space, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 11: D. Liu et al. Power Consumption Estimation in CMOS VLSI Chips. IEEE JSSC 29: 663--670, June 1994.
• 12: Csaba Andras Moritz , Donald Yeung , Anant Agarwal, SimpleFit: A Framework for Analyzing Design Trade-Offs in Raw Architectures, IEEE Transactions on Parallel and Distributed Systems, v.12 n.7, p.730-742, July 2001 [doi>10.1109/71.940747]
• 13: Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
• 14: C. Svensson. Optimum Voltage Swing on On-Chip and Off-Chip Interconnect. IEEE Journal of Solid- State Circuits 36(7):1108--1112, July 2001.
• 15: D. Sylvester and C. Hu. Analytical Modeling and Characterization of Deep-Submicrometer Interconnect. Proceedings of the IEEE pages 634--664, May 2001.
• 16: S. Takahashi, M. Edahiro, and Y. Hayashi. Interconnect Design Strategy: Structures, Repeaters and Materials with Strategi System Performance Analysis (S2PAL) Model. IEEE Trans. on Electron Devices 48(2) : 239--251, February 2001.
• 17: http://www.gaisler.com. Gaisler Research Website.
• 18: Hui Zhang , Varghese George , Jan M. Rabaey, Low-string on-chip signaling techniques: effectiveness and robustness, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.3, p.264-272, June 2000 [doi>10.1109/92.845893]

INDEX TERMS

Primary Classification:
  I. Computing Methodologies
  I.6 SIMULATION AND MODELING
      I.6.5 Model Development

General Terms:
Design

Keywords:
delay, interconnect, low-swing, macromodel, power