ACM Home Page
Please provide us with feedback. Feedback
Unified methodology for resolving power-performance tradeoffs at the microarchitectural and circuit levels
Full text PdfPdf (127 KB)
Source International Symposium on Low Power Electronics and Design archive
Proceedings of the 2002 international symposium on Low power electronics and design table of contents
Monterey, California, USA
SESSION: Session 6 table of contents
Pages: 166 - 171  
Year of Publication: 2002
ISBN:1-58113-475-4
Authors
Victor Zyuban  IBM T.J. Watson Research Center, Yorktown Heights, NY
Philip Strenski  IBM T.J. Watson Research Center, Yorktown Heights, NY
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
ACM: Association for Computing Machinery
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 18,   Downloads (12 Months): 56,   Citation Count: 24
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/566408.566451
What is a DOI?

ABSTRACT

Evaluation of architectural tradeoffs is complicated by implications in the circuit domain which are typically not captured in the analysis but substantially affect the results. We propose a metric of hardware intensity (&eegr;), which is useful for evaluating issues that affect both circuits and architecture. Analyzing data for actual designs we show how to measure the introduced parameters and discuss variations between observed results and common theoretical assumptions. For a power-efficient design we derive relations for &eegr; and supply voltage V under progressively more general situations, and incorporate &eegr; into a prior art architectural energy-efficiency criterion. Then, a more general relation is derived for the optimal balance between the architectural complexity, hardware intensity and power supply. Modified forms for these relations are obtained in special cases where the supply voltage is constrained or when clock gating is disallowed.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
A. Chandrakasan, S. Sheng, and R. Brodersen. Low-power CMOS digital design. IEEE Journal of Solid-State Circuits, 27(4):473--484, April 1992.
3
 
4
R. Gonzalez and M. Horowitz. Energy dissipation in general purpose microprocessors. IEEE Journal of Solid-State Circuits, 31(9):1277--1283, September 1996.
5
 
6
 
7
J. Veendrick. Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits. IEEE Journal of Solid-State Circuits, 19(4):468--473, August 1984.
8
9
10

CITED BY  24

Collaborative Colleagues:
Victor Zyuban: colleagues
Philip Strenski: colleagues