Exploiting VLIW schedule slacks for dynamic and leakage energy reduction

ABSTRACT

The mobile computing device market is projected to grow 16.8 million units in 2004, representing an average annual rate of 28% over the five year forecast period [5]. This brings the technologies that optimize system energy to forefront. As circuits continue to scale in future, it would important to optimize both leakage and dynamic energy. Effective optimization of leakage and dynamic energy consumption requires a vertical integration of techniques spanning from circuit to software levels.Schedule slacks in codes executing in VLIW architectures present an opportunity for such an integration. In this paper, we present compiler-directed techniques that take advantage schedule slacks to optimize leakage and dynamic energy consumption. The proposed techniques have been incorporated into a cycle accurate simulator using parameters extracted from circuit level simulation. Our results show that a unified scheme that uses both dynamic and leakage energy reduction techniques is effective in reducing energy consumption.

REFERENCES

• 1: Luca Benini , Giovanni de Micheli, System-level power optimization: techniques and tools, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.2, p.115-192, April 2000 [doi>10.1145/335043.335044]
• 2: Shekhar Borkar, Design Challenges of Technology Scaling, IEEE Micro, v.19 n.4, p.23-29, July 1999 [doi>10.1109/40.782564]
• 3: J. Adam Butts , Gurindar S. Sohi, A static power model for architects, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.191-201, December 2000, Monterey, California, United States [doi>10.1145/360128.360148]
• 4: Anantha P. Chandrakasan , William J. Bowhill , Frank Fox, Design of High-Performance Microprocessor Circuits, Wiley-IEEE Press, 2000
• 5: Computing Market Dynamics. Mobile Computing Devices: A New Era in Personal Computing. Report No. CMC00-005MC, Aug. 2000.
• 6: J. Casmira and D. Grunwald. Dynamic Instruction Scheduling Slack. In Proc. 2000 Kool Chips Workshop, December 2000.
• 7: J. P. Halter and F. Najm. A gate-level leakage power reduction method for ultra-low-power CMOS circuits. In Proc. IEEE Custom Integrated Circuits Conference, pp. 475-478, 1997.
• 8: Wen-Mei W. Hwu , Scott A. Mahlke , William Y. Chen , Pohua P. Chang , Nancy J. Warter , Roger A. Bringmann , Roland G. Ouellette , Richard E. Hank , Tokuzo Kiyohara , Grant E. Haab , John G. Holm , Daniel M. Lavery, The superblock: an effective technique for VLIW and superscalar compilation, The Journal of Supercomputing, v.7 n.1-2, p.229-248, May 1993 [doi>10.1007/BF01205185]
• 9: M. Johnson, D. Somasekhar and K. Roy. Models and algorithms for bounds in CMOS circuits. IEEE Transactions on CAD of Integrated Circuits and Systems, Vol. 18, No. 6, pp. 714-725, June 1999.
• 10: A. Klaiber. The technology behind Crusoe processors. Whitepaper, Transmeta Corporation, January 2000.
• 11: Tadahiro Kuroda , Takayasu Sakurai, Threshold-voltage control schemes through substrate-bias for low-power high-speed CMOS LSI design, Journal of VLSI Signal Processing Systems, v.13 n.2-3, p.191-201, Aug./Sept. 1996 [doi>10.1007/BF01130405]
• 12: Scott A. Mahlke , David C. Lin , William Y. Chen , Richard E. Hank , Roger A. Bringmann, Effective compiler support for predicated execution using the hyperblock, Proceedings of the 25th annual international symposium on Microarchitecture, p.45-54, December 01-04, 1992, Portland, Oregon, United States
• 13: Steven S. Muchnick, Advanced compiler design and implementation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
• 14: S. Mutoh et. al. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS. IEEE Journal of Solid State Circuits, vol. 30, no. 8, pp. 847-854, Aug. 1995.
• 15: Takanori Okuma , Tohru Ishihara , Hiroto Yasuura, Real-Time Task Scheduling for a Variable Voltage Processor, Proceedings of the 12th international symposium on System synthesis, p.24, November 01-04, 1999
• 16: K. Roy and S. C. Prasad. Low-Power CMOS VLSI Circuit Design. Wiley Interscience, 2000.
• 17: Trimaran home page, http://www.trimaran.org
• 18: M. C. Toburen, T. M. Conte and M. Reilly. Instruction scheduling for low power dissipation in high performance processors. Power Driven Microarchitecture Workshop. June 1998.