Performance evaluation of static and dynamic memory systems on the Cray-2

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Performance evaluation of static and dynamic memory systems on the Cray-2

Full text

Pdf (649 KB)

Source

International Conference on Supercomputing archive
Proceedings of the 2nd international conference on Supercomputing table of contents

St. Malo, France

Pages: 519 - 524

Year of Publication: 1988

ISBN:0-89791-272-1

Author

D. A. Calahan

Univ. of Michigan, Ann Arbor, MI

Sponsor

SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 10, Downloads (12 Months): 21, Citation Count: 5

Additional Information:

abstract references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/55364.55414 What is a DOI?

ABSTRACT

A performance study is made of dynamic and static memory versions of the CRAY-2. This includes comparative kernel-level performance as well as direct measurement of memory accessing delays. A “black-box” memory accessing model is proposed and the results of preliminary tests on this model are given. Open questions in relating memory characteristics and code performance are reviewed.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Kuck, D.J. , E. S. Davidson, D .H. Lawrie, and A H Sameh, "Parallel Supercomput ing Today and the CEDAR Approach, " Science, vol 231, (Feb. 28, 1986) pp967-974.
	2	Cheung, T. and Smith, J.E., An Analysis of the CRAY X-MP Memory System, Proc. 1984 Intl. Conf. on Parallel Processing, Bellaire, MI, August 21-24, (1984) pp 494- 505.
	3	Wilfried Oed , O. Lange, On the effective bandwidth of interleaved memories in vector processor systems, IEEE Transactions on Computers, v.34 n.10, p.949-957, Oct. 1985
	4	Calahan, D.A., An Analysis and Simulation of the CRAY X-MP Memory System, Proc. First Intl. Conf. on Supercomputing Systems, St. Petersburg, FL, (December 1985) pp. 568-574.
	5	Calahan, D.A., Conflict Sensitivity of Algorithms. Part I" A CRAY X-MP Study," Report SARL #7, EECS Dept., University of Michigan (April 1985).
	6	David H. Bailey, Vector computer memory bank contention, IEEE Transactions on Computers, v.36 n.3, p.293-298, March 1987 [doi>10.1109/TC.1987.1676901]
	7	Calahan, D.A., "Mea.surements on the C- 2 Memory System," Technical report (in progress) .
	8	Calahan, D. A., "Characterization of Memory Conflict Loading on the CRAY-2," Proc. 1 988 Intl. Conf. on Parallel Processing, St. Charles, Ill, August, 1988 (in publication).

CITED BY 5

	Gabriel Rivera , Chau-Wen Tseng, Data transformations for eliminating conflict misses, ACM SIGPLAN Notices, v.33 n.5, p.38-49, May 1998
	Jeffrey D. Gee , Alan Jay Smith, The effectiveness of caches for vector processors, Proceedings of the 8th international conference on Supercomputing, p.333-343, July 11-15, 1994, Manchester, England
	K. Gallivan , D. Gannon , W. Jalby , A. Malony , H. Wijshoff, Behavioral characterization of multiprocessor memory systems: a case study, ACM SIGMETRICS Performance Evaluation Review, v.17 n.1, p.79-88, May 1989
	K. Gallivan , D. Gannon , W. Jalby , A. Malony , H. Wijshoff, Experimentally Characterizing the Behavior of Multiprocessor Memory Systems: A Case Study, IEEE Transactions on Software Engineering, v.16 n.2, p.216-223, February 1990
	A. Aggarwal , A. K. Chandra , M. Snir, On communication latency in PRAM computations, Proceedings of the first annual ACM symposium on Parallel algorithms and architectures, p.11-21, June 18-21, 1989, Santa Fe, New Mexico, United States