ACM Home Page
Please provide us with feedback. Feedback
Optimization of horizontal microcode generation for loop structures
Full text PdfPdf (966 KB)
Source International Conference on Supercomputing archive
Proceedings of the 2nd international conference on Supercomputing table of contents
St. Malo, France
Pages: 453 - 465  
Year of Publication: 1988
ISBN:0-89791-272-1
Author
C. Eisenbeis  INRIA, France
Sponsor
SIGARCH: ACM Special Interest Group on Computer Architecture
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 14,   Downloads (12 Months): 26,   Citation Count: 6
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/55364.55408
What is a DOI?

ABSTRACT

MIMOSA is an experimental software for the automatic generation and optimization of microcode for horizontal microprogrammed computers. Achieving peak performance on this class of machines depends heavily upon efficient use of low-level parallelism. MIMOSA takes advantage from high level dependence analysis done by a front-end vectorizer. It translates a FORTRAN loop into horizontal microcode, combining several techniques of optimization such as vectorization, pipeline scheduling, microcode compaction. This paper explains how these different tools are coupled together when applied to simple regular loops.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
CHAILLOUX, J. ,"Le_Lisp de I'INRIA, le Manuel de Reference", Deeembre 198~.
 
2
CRAY RESEARCH INC.,"Cray-XMP Computer Systems", Main Frame Reference, 1980
 
3
DAVIDSON E.S., ~The Design and Control of Pipelined Function Generators", Proc. 1971 Int. IEEE Conf. on Syst., Networks and Computera~ 1971.
4
5
 
6
HANEN C., "Optimizing Static Microprogrammable Pipelines: a Timed Petri Net Model", Proe of the ~nd International Conference on Supereomputing, Santa Clara, 1987.
 
7
KENNEDY, K., "Automatic Vectorization of Fortran Programs to Vector Form", Technical Report, Rive University, Houston, TX, October 1980.
8
 
9
KOGGE, P.M., "The Architecture of Pipelined Processors", McGraw-Hill, New York 1981.
10
 
11
LICtINEWSKY, A., LOYER, M., "Un Module Vectoriel Flottant sur SPS7. Pourquoi?", Bulletin de Liaison de Liaison de la Recherche en Informatique et en Automatique, no 112, 1987.
 
12
LICHNEWSKY A. AND T HOMASSET F., "Techniques de base pour l'exploitation automatique du parallelisme dans les programmes", Rapport de Recherche INRIA, N 460, 1985.
 
13
LICrtNEWSKV, A., THOMASSET, F., EISENBEIS, C., "Automatic Detection of Parallelism in Scientific Programs with Application to Array- Processors", Proe.of IBM Institute, North Holland, 1986.
 
14
MACKE, T., ttUSON, C., DAVIES, J., LEASURE, B., WOLFE, M., "The KAP/ST-100 : A Fortran Translator for the ST100 Attached Processor", International Conference on Parallel Processing 1986.
 
15
NICOLAU, A., "Uniform Parallelism Exploitation in Ordinary Programs", International Conference on Parallel Computing 1985.
16
 
17
SHAR, L.E., "Design and scheduling of statically configured pipelines", Stanford Univ., Technical Report n 4~, 1972.
18
 
19
STAR TECHNOLOGIES, INC. "ST100: The 100 Megaflops array processor", Hardware and Software Reference Manuals.
20