ACM Home Page
Please provide us with feedback. Feedback
Digital Library logoTake a look at the new version of this page: [ beta version ]. Tell us what you think.
Micro-analysis of the titans's operating pipe
Full text PdfPdf (595 KB)
Source International Conference on Supercomputing archive
Proceedings of the 2nd international conference on Supercomputing table of contents
St. Malo, France
Pages: 190 - 196  
Year of Publication: 1988
ISBN:0-89791-272-1
Author
J. Sanguinetti  Ardent Computer Corporation
Sponsor
SIGARCH: ACM Special Interest Group on Computer Architecture
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 0,   Downloads (12 Months): 9,   Citation Count: 1
Additional Information:

abstract   references   cited by   index terms  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/55364.55383
What is a DOI?

ABSTRACT

Much of the performance analysis done in designing a computer is based on fundamental operation rates, like cycle time and number of pipe stages in an operation pipeline. This kind of analysis yields peak computation rates which, in fact, may never be realized. Resource contention between different units, each of which has a fundamental operation rate adequate to support a given overall peak, may cause the actual obtainable rate to be much less. In order to determine the effects of interactions between different requestors and common resources, micro-analysis, or detailed modelling of the part of the system in question, is necessary. In this paper, we report on the results of such an analysis on the operation pipe of the Titan graphics supercomputer. The Titan is a new class of machine with a supercomputer-style architecture implemented in a technology appropriate for a single-user machine. The micro-analysis reported here resulted in enhancing the actual obtainable computation rate from 10.8 Mflops to 14.6 Mflops for a particular real application, while the fundamental operation rate is 16 Mflops.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
 
3
Dongarra, Jack J. "Performance of Various Computers Using Standard Linear Equations Software in a Fortran Environment" Technical Memorandum No. 23. Argonne National Laboratory, Feb. 1988.
 
4
Gateway Design Automation Corp. Hardware Description Language and Simulator. Gateway Design Automation Corp., Westford, Mass., March 1987.
 
5
Kogge, Peter M. The Architecture of Pipelined Computers. McGraw-Hill Co., New York, 1981.
 
6
Zurcher, Frank and Brian Randell. "'Iterative, Multi- Level Modelling---a Methodology for Computer System Design" in Proceedings IFIP Congress 68, 1968.