|
ABSTRACT
A parallel algorithm for the rasterization of polygons is presented that is particularly well suited for 3D Z-buffered graphics implementations. The algorithm represents each edge of a polygon by a linear edge function that has a value greater than zero on one side of the edge and less than zero on the opposite side. The value of the function can be interpolated with hardware similar to hardware required to interpolate color and Z pixel values. In addition, the edge function of adjacent pixels may be easily computed in parallel. The coefficients of the "Edge function" can be computed from floating point endpoints in such a way that sub-pixel precision of the endpoints can be retained in an elegant way.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Bresenham, J. Algorithm for Computer Control of Digital Plotter. IBM Systems Journal 4,1 (1965), 25-30.
|
| |
2
|
|
| |
3
|
Fuchs, H. and Poulton J. PIXEL-PLANES: A VLSI-Oriented Design for a Raster Graphics Engine. VLSI DESIGN (Third Quarter 1981), 20-28.
|
| |
4
|
Fujimoto, A. and Iwata, K. Jag-Free Images on Raster Displays. IEEE Computer Graphics and Applications 3,9 (December 1983), 26-34.
|
| |
5
|
Whitton, M. Memory Design for Raster Graphics Displays. iEEE Computer Graphics and Applications 4,3 (March 1984), 48-65.
|
CITED BY 30
|
|
|
|
|
Joel McCormack , Robert McNamara , Christopher Gianos , Larry Seiler , Norman P. Jouppi , Ken Correll, Neon: a single-chip 3D workstation graphics accelerator, Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware, p.123-132, August 31-September 01, 1998, Lisbon, Portugal
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Jon P. Ewins , Phil L. Watten , Martin White , Michael D. J. McNeill , Paul F. Lister, Codesign of graphics hardware accelerators, Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware, p.103-110, August 03-04, 1997, Los Angeles, California, United States
|
|
|
|
|
|
|
|
|
Joel McCormack , Robert McNamara , Christopher Gianos , Norman P. Jouppi , Todd Dutton , John Zurawski , Larry Seiler , Ken Correll, Implementing Neon: A 256-Bit Graphics Accelerator, IEEE Micro, v.19 n.2, p.58-69, March 1999
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Larry Seiler , Doug Carmean , Eric Sprangle , Tom Forsyth , Michael Abrash , Pradeep Dubey , Stephen Junkins , Adam Lake , Jeremy Sugerman , Robert Cavin , Roger Espasa , Ed Grochowski , Toni Juan , Pat Hanrahan, Larrabee: a many-core x86 architecture for visual computing, ACM Transactions on Graphics (TOG), v.27 n.3, August 2008
|
|
|
Tim Weyrich , Simon Heinzle , Timo Aila , Daniel B. Fasnacht , Stephan Oetiker , Mario Botsch , Cyril Flaig , Simon Mall , Kaspar Rohrer , Norbert Felber , Hubert Kaeslin , Markus Gross, A hardware architecture for surface splatting, ACM Transactions on Graphics (TOG), v.26 n.3, July 2007
|
|
|
Kayvon Fatahalian , Edward Luong , Solomon Boulos , Kurt Akeley , William R. Mark , Pat Hanrahan, Data-parallel rasterization of micropolygons with defocus and motion blur, Proceedings of the Conference on High Performance Graphics 2009, August 01-03, 2009, New Orleans, Louisiana
|
|