An overview of the Kyushu University reconfigurable parallel processor

ABSTRACT

As a testbed to investigate systemwide aspects of highly parallel processing, a reconfigurable parallel processor system is currently developed at the Kyushu University in Japan. The system is a MIMD- type multiprocessor which consists of N processing-elements (currently N is 128) fully connected by S N×N crossbar networks (currently S is 1). Each processing-element (PE) employs a Fujitsu SPARC MB86900/10 chip-set, a Weitek WTL1164/65 chip-set and 4 Mbytes of memory. Although memory are organized to be distributed among all PEs, the system can be reconfigured as either a memory-shared tightly coupled multiprocessor or a message-passing loosely coupled multiprocessor at run time; also as a hybrid of the two. The crossbar network allows users to take arbitrary topologies for inter-PE (i.e. processor-memory and/or processor-processor) paths under software control of an operating system. The parallel/distributed operating system is also under development to exploit parallelism by making the best of reconfigurability. The full 128-PE configuration will provide up to 1.28 GIPS, 205 MFLOPS (single precision LINPACK), 141 MFLOPS (double precision LINPACK), 512 Mbytes of memory and 1.28 Gbytes/s inter-PE communication. This paper outlines the reconfigurable network and memory architectures among several unique architectural features of the reconfigurable parallel processor.

REFERENCES

• 1: [1] K. Murakami, A. Fukuda, T. Sueyoshi, and S. Tomita, "System Philosophy of a Reconfigurable Parallel-Processor (in Japanese)," IPSJ WGMIC report 47-2, December 1987.
• 2: [2] K. Murakami, K. Tanaka, N. Yasutomi, A. Fukuda, T. Sueyoshi, and S. Tomita, "System Architecture of a Reconfigurable Parallel Processor (in Japanese)," Proc. IPSJ Symposium on Computer Architecture, May 1988, pp. 165-174.
• 3: [3] H. J. Siegel, R. J. McMillen, and P. T. Mueller, "A Survey of Interconnection Methods for Reconfigurable Parallel Processing Systems," Proc. NCC, Vol. 48, June 1979, pp. 529-542.
• 4: [4] C. R. Vick, S. P. Kartashev, and S. I. Kartashev, "Adaptable Architectures for Supersystems," Computer, Vol. 13, No. 11, November 1980, pp. 17-35.
• 5: [5] S. Yalamanchili and J. K. Aggarwal, "Reconfiguration Strategies for Parallel Architectures," Computer, Vol. 18, No. 12, December 1985, pp. 44-61.
• 6: Insup Lee , David Smitley, A Synthesis Algorithm for Reconfigurable Interconnection Networks, IEEE Transactions on Computers, v.37 n.6, p.691-699, June 1988 [doi>10.1109/12.2207]
• 7: [7] G. Broomell and J. R. Heath, "An Integrated-Circuit Crossbar Switching System Design," Proc. 4th International Conference on Distributed Computing Systems, May 1984, pp. 278-287.
• 8: Edward F Gehringer , Dan Siewiorek , Zary Segall, Parallel processing: the Cm* experience, Digital Press, Newton, MA, 1986
• 9: [9] W. C. Brantley, K. P. McAuliffe, and J. Weiss, "RP3 Processor-Memory Element," Proc. I985 International Conference on Parallel Processing, August 1985, pp. 782-789.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Parallel processors**

Additional Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Interconnection architectures (e.g., common bus, multiport memory, crossbar switch)

  F. Theory of Computation
  F.1 COMPUTATION BY ABSTRACT DEVICES
      F.1.2 Modes of Computation
          Subjects: Parallelism and concurrency

General Terms:
Design, Performance, Theory