| The Flex architecture, a high speed graphics processor |
| Full text |
Pdf
(869 KB)
|
| Source
|
ACM SIGARCH Computer Architecture News
archive
Volume 16 , Issue 4 (September 1988)
table of contents
Special Issue: Architectural Support for Operating Systems
Pages: 117 - 129
Year of Publication: 1988
ISSN:0163-5964
|
|
Authors
|
|
Ivor Page
|
associate professor in the department of Computer Science at the University of Texas at Dallas
|
|
Jeff Niehaus
|
VLSI System Architect in the New Products Technology division of Texas Instruments, Dallas Texas
|
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 4, Downloads (12 Months): 20, Citation Count: 1
|
|
|
ABSTRACT
The design of a computer graphics pipeline is examined in detail using high speed floating point multiply/add units and cross bar switches as building blocks. Various parallel and pipelined arrangements are explored for simulating the individual stages of the pipe. It is shown that a highly versatile architecture, entitled the FLEX ARCHITECTURE based on four processors and a 16 port switch, can be used efficiently to simulate all stages of the graphics pipeline and, for high performance systems, multiple flex units are considered. Estimates of performance are developed using a particular set of components available from Texas Instruments. Designs with performance in excess of one to two million vectors per second are feasible.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
(1) 74ACT8847 MULTIPLIER, ACCUMULATOR product preview, Texas Instruments, Dallas, Texas, 1988.
|
| |
2
|
(2) SN74ACT8800 FAMILY 32 bit CMOS Processor Building Blocks, publication number SCSS006, Texas Instruments, Dallas, Texas, 1988.
|
| |
3
|
(3) 74ACT8841 CROSS BAR SWITCH product preview, Texas Instruments, Dallas, Texas, 1988.
|
 |
4
|
|
| |
5
|
(5) Page, I. P., A fast clipping algorithm for N dimensions, Technical report #UTDCS 9-88, University of Texas at Dallas.
|
| |
6
|
|
| |
7
|
(7) Page, I. P., and Niehaus, J., The design of a high speed graphics processor, Technical report #UTDCS 8-88, University of Texas at Dallas.
|
| |
8
|
|
|