An intelligent memory system

ABSTRACT

SWIM(Structured Wafer-Scale Intelligent Memory) is a high bandwidth, multi-ported, disk-sized memory system capable of storing, maintaining, and manipulating data structures within it, independent of the main processing units. Up to thousands of active storage elements, each element having some storage and some associated processing logic, function independently or in groups to implement userdefined objects. SWIM increases memory functionality to better balance the time spent in moving data with that involved in actually manipulating it. Just as one may associate a cache with each processor, each memory module has processing logic associated with it. Such logic decreases the processormemory bandwidth requirements, improves memory utilization, scales better in a multiprocessor, and yields a faster response from memory. The faster response results from proximity, a specialized micro architecture and parallelism.

REFERENCES

• 1: Sudhir R. Ahuja , Charles S. Roberts, An associative/parallel processor for partial match retrieval using superimposed codes, Proceedings of the 7th annual symposium on Computer Architecture, p.218-227, May 06-08, 1980, La Baule, United States [doi>10.1145/800053.801929]
• 2: [2] William R. Smith et al, "SYMBOL - A Large Experimental System Exploring Major Hardware Replacement of Software," in Proceedings of 1971 Joint Computer Conference, vol. 38, AFIPS, 601-616.
• 3: [3] Yaohan Chu, "Evolution of Computer Memory Structure," in Proceedings 1976 National Computer Conference, vol. 45, AFIPS, 733-748.
• 4: [4] P. M. Davies, "Design for an Associative Computer," in Proceedings Pacific Computer Conference, AFIPS, 1963.
• 5: [5] G. Estrin and R. Fuller, "Algorithms for Content Addressable Memory Organizations," in Proceedings 1963 Pacific Computer Conference, vol. 24, AFIPS.
• 6: [6] Richard G. Ewing and Paul M. Davies, "An Associative Processor," in Proceedings of the 1964 Joint Computer Conference, vol. 26, AFIPS.
• 7: [7] W. K. Giloi and H. K. Berg, "STARLET - and Unorthodox Concept of a String/ Array Computer," in Proceedings IFIP Congress, vol. 1, 1974, 103-107.
• 8: [8] J. A. Githens, "A Fully Parallel Computer for Radar Data Processing," Naecon 70 Record, 290-297.
• 9: [9] A. G. Hanlon, "Content-Addressable and Associative Memory Systems - a Survey," IEEE Transactions Electronic Computers, EC-15, 4 (August 1966), 509-521.
• 10: W. Daniel Hillis, The connection machine, MIT Press, Cambridge, MA, 1989
• 11: [11] G. Hollander, "Quasi-Random Access Memory Systems," in Proceedings of the Eastern Joint Computer Conference, 1956, 128-135.
• 12: [12] R. N. Ibbett, The Architecture of High Performance Computers, Springer-Verlag, New York, 1982.
• 13: T. Kohonen, Contentaddressable Memories, Springer-Verlag New York, Inc., Secaucus, NJ, 1987
• 14: Glenford J. Myers, Advances in Computer Architecture, John Wiley & Sons, Inc., New York, NY, 1982
• 15: [15] J. Rattner, "Architecture of the Intel iAPX Micromainframe: A Personal History," Lambda, 2, 1 (1981), 27-29.
• 16: [16] Jack A. Rudolph, "A Production Implementation of an Associative Array Processor - STARAN," in Proceedings of the 1972 Fall Joint Computer Conference, vol. 41, AFIPS, 229-241.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.3 MEMORY STRUCTURES

Additional Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES

General Terms:
Design