ACM Home Page
Please provide us with feedback. Feedback
Critical power slope: understanding the runtime effects of frequency scaling
Full text PdfPdf (247 KB)
Source International Conference on Supercomputing archive
Proceedings of the 16th international conference on Supercomputing table of contents
New York, New York, USA
SESSION: Low-power table of contents
Pages: 35 - 44  
Year of Publication: 2002
ISBN:1-58113-483-5
Authors
Akihiko Miyoshi  Carnegie Mellon University
Charles Lefurgy  Austin Research Laboratory
Eric Van Hensbergen  Austin Research Laboratory
Ram Rajamony  Austin Research Laboratory
Raj Rajkumar  Carnegie Mellon University
Sponsor
SIGARCH: ACM Special Interest Group on Computer Architecture
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 15,   Downloads (12 Months): 96,   Citation Count: 20
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/514191.514200
What is a DOI?

ABSTRACT

Energy efficiency is becoming an increasingly important feature for both mobile and high-performance server systems. Most processors designed today include power management features that provide processor operating points which can be used in power management algorithms. However, existing power management algorithms implicitly assume that lower performance points are more energy efficient than higher performance points. Our empirical observations indicate that for many systems, this assumption is not valid.We introduce a new concept called critical power slope to explain and capture the power-performance characteristics of systems with power management features. We evaluate three systems - a clock throttled Pentium laptop, a frequency scaled PowerPC platform, and a voltage scaled system to demonstrate the benefits of our approach. Our evaluation is based on empirical measurements of the first two systems, and publicly available data for the third. Using critical power slope, we explain why on the Pentium-based system, it is energy efficient to run only at the highest frequency, while on the PowerPC-based system, it is energy efficient to run at the lowest frequency point. We confirm our results by measuring the behavior of a web serving benchmark. Furthermore, we extend the critical power slope concept to understand the benefits of voltage scaling when combined with frequency scaling. We show that in some cases, it may be energy efficient not to reduce voltage below a certain point.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
Advanced Configuration and Power Interface Specification, 2001. http://www.teleport.com/~acpi/spec.htm.
 
2
 
3
4
5
6
 
7
M. Fleischmann. Dynamic Power Management for Crusoe Processors, Jan. 2001. http://www.transmeta.com/.
8
 
9
D. Grunwald, P. Levis, K. Farkas, C. Morrey, and M. Neufeld. Policies for dynamic clock scheduling. In Proceedings of the Fourth Symposium on Operating Systems Design and Implementation, Oct. 2000.
 
10
Intel. Mobile Intel Pentium III Processor in BGA2 and MicroPGA2 Packages, 2001. Order Number 283653-002.
11
 
12
13
 
14
D. Mosberger and T. Jin. httperf: A tool for measuring web server performance. In Proceedings of the First Workshop on Internet Server Performance, June 1998.
 
15
D. Mosse, H. Aydin, B. Childers, and R. Melhem. Compiler-assisted dynamic power-aware scheduling for real-time applications. In Proceedings of Workshop on Compiler and OS for Low Power (COLP), Oct. 2000.
 
16
 
17
T. Pering, T. Burd, and R. Brodersen. Dynamic voltage scaling and the design of a low-power microprocessor system. In Power Driven Microarchitecture Workshop, June 1998.
18
19
 
20
M. Weiser, B. Welch, A. Demers, and S. Shenker. Scheduling for reduced CPU energy. In Proceedings of the Symposium on Operating Systems Design and Implementation, Nov. 1994.

CITED BY  20

Collaborative Colleagues:
Akihiko Miyoshi: colleagues
Charles Lefurgy: colleagues
Eric Van Hensbergen: colleagues
Ram Rajamony: colleagues
Raj Rajkumar: colleagues