Energy estimation and optimization of embedded VLIW processors based on instruction clustering

ABSTRACT

Aim of this paper is to propose a methodology for the definition of an instruction-level energy estimation framework for VLIW (Very Long Instruction Word) processors. The power modeling methodology is the key issue to define an effective energy-aware software optimisation strategy for state-of-the-art ILP (Instruction Level Parallelism) processors. The methodology is based on an energy model for VLIW processors that exploits instruction clustering to achieve an efficient and fine grained energy estimation. The approach aims at reducing the complexity of the characterization problem for VLIW processors from exponential, with respect to the number of parallel operations in the same very long instruction, to quadratic, with respect to the number of instruction clusters. Furthermore, the paper proposes a spatial scheduling algorithm based on a low-power reordering of the parallel operations within the same long instruction. Experimental results have been carried out on the Lx processor, a 4-issue VLIW core jointly designed by HPLabs and STMicroelectronics. The results have shown an average error of 1.9% between the cluster-based estimation model and the reference design, with a standard deviation of 5.8%. For the Lx architecture, the spatial instruction scheduling algorithm provides an average energy saving of 12%.

REFERENCES

• 1: L. Benini, D. Bruni, M. Chinosi, C. Silvano, V. Zaccaria, and R. Zafalon, "A power modeling and estimation framework for VLIW-based embedded systems," in Proceedings of International Workshop-Power And Timing Modeling, Optimization and Simulation, PATMOS'01, 26--28 2001
• 2: M. Sami , D. Sciuto , C. Silvano , V. Zaccaria, Instruction-level power estimation for embedded VLIW cores, Proceedings of the eighth international workshop on Hardware/software codesign, p.34-38, May 2000, San Diego, California, United States [doi>10.1145/334012.334019]
• 3: Mariagiovanna Sami , Donatella Sciuto , Cristina Silvano , Vittorio Zaccaria, Power exploration for embedded VLIW architectures, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 4: Paolo Faraboschi , Geoffrey Brown , Joseph A. Fisher , Giuseppe Desoli , Fred Homewood, Lx: a technology platform for customizable VLIW embedded processing, Proceedings of the 27th annual international symposium on Computer architecture, p.203-213, June 2000, Vancouver, British Columbia, Canada
• 5: Mike Tien-Chien Lee , Masahiro Fujita , Vivek Tiwari , Sharad Malik, Power analysis and minimization techniques for embedded DSP software, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.1, p.123-135, March 1997 [doi>10.1109/92.555992]
• 6: Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.437-445, Dec. 1994 [doi>10.1109/92.335012]
• 7: Vivek Tiwari , Sharad Malik , Andrew Wolfe , Mike Tien-Chien Lee, Instruction level power analysis and optimization of software, Journal of VLSI Signal Processing Systems, v.13 n.2-3, p.223-238, Aug./Sept. 1996 [doi>10.1007/BF01130407]
• 8: Software Power Estimation and Optimization for High Performance, 32-bit Embedded Processors, Proceedings of the International Conference on Computer Design, p.328, October 05-05, 1998
• 9: Davide Sarta , Dario Trifone , Giuseppe Ascia, A Data Dependent Approach to Instruction Level Power Estimation, Proceedings of the IEEE Alessandro Volta Memorial Workshop on Low-Power Design, p.182, March 04-05, 1999
• 10: B. Klass, D. Thomas, H. Schmit, and D. Nagle, "Modeling inter-instruction energy effects in a digital signal processor," in Power-Driven Microarchitecture Workshop, June 1998
• 11: N. Zervas, K. Masselos, and C. Goutis, "Code transformations for embedded multimedia applications: Impact of power and performance," in Proceedings of the Power-Driven Microarchitecture Workshop In Conjunction With ISCA98, June 1998
• 12: Huzefa Mehta , Robert Michael Owens , Mary Jane Irwin , Rita Chen , Debashree Ghosh, Techniques for low energy software, Proceedings of the 1997 international symposium on Low power electronics and design, p.72-75, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263286]
• 13: Chingren Lee , Jenq Kuen Lee , TingTing Hwang , Shi-Chun Tsai, Compiler optimization on instruction scheduling for low power, Proceedings of the 13th international symposium on System synthesis, September 20-22, 2000, Madrid, Spain [doi>10.1145/501790.501803]
• 14: A. Parikh , M. Kandemir , N. Vijaykrishnan , M. J. Irwin, Instruction Scheduling Based on Energy and Performance Constraints, Proceedings of the IEEE Computer Society Annual Workshop on VLSI (WVLSI'00), p.37, April 27-28, 2000
• 15: A. K. Jain , M. N. Murty , P. J. Flynn, Data clustering: a review, ACM Computing Surveys (CSUR), v.31 n.3, p.264-323, Sept. 1999 [doi>10.1145/331499.331504]
• 16: John H. Gennari, "A survey of clustering methods," Technical Report ICS TR-89-38, University of California, Irvine, Department of Information and Computer Science, Oct. 1989
• 17: Qinru Qiu , Qing Wu , Massoud Pedram , Chih-Shun Ding, Cycle-accurate macro-models for RT-level power analysis, Proceedings of the 1997 international symposium on Low power electronics and design, p.125-130, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263305]
• 18: P. Geoffrey Lowney , Stefan M. Freudenberger , Thomas J. Karzes , W. D. Lichtenstein , Robert P. Nix , John S. O'Donnell , John Ruttenberg, The multiflow trace scheduling compiler, The Journal of Supercomputing, v.7 n.1-2, p.51-142, May 1993 [doi>10.1007/BF01205182]
• 19: Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, United States

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.0 General

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.0 General

General Terms:
Experimentation

Keywords:
power estimation, vliw architectures