Reliable and energy-efficient digital signal processing

ABSTRACT

This paper provides an overview of algorithmic noise-tolerance (ANT) for designing reliable and energy-efficient digital signal processing systems. Techniques such as prediction-based, error cancellation-based, and reduced precision redundancy based ANT are discussed. Average energy-savings range from 67% to 71% over conventional systems. Fluid IP core generators are proposed as a means of encapsulating the benefits of an ANT-based low-power design methodology. CAD issues resident in such a methodology are also discussed.

REFERENCES

• 1: P. Abshire and A. Andreou. Capacity and energy cost of information in biological and silicon photoreceptors. Proceedings of IEEE, 89(7):1052--1064, July 2001
• 2: G. Balamurugan and N. R. Shanbhag. The twin-transistor noise-tolerant dynamic circuit technique. IEEE Journal of Solid-State Circuits, 36(2):273--280, February 2001
• 3: A. Chandrakasan and R. Brodersen. Minimizing power consumption in digital cmos circuits. Proceedings of the IEEE, 83(4), April 1995
• 4: B. Hajek and T. Weller. On the maximum tolerable noise for reliable computation by formulas. IEEE Transactions on Information Theory, 37(2), March 1991
• 5: R. Hegde and N. R. Shanbhag. A low-power digital filter ic via soft dsp. In Proceedings of Custom Integrated Circuits Conference, May 1991
• 6: Rajamohana Hegde , Naresh R. Shanbhag, Toward achieving energy efficiency in presence of deep submicron noise, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.4, p.379-391, Aug. 2000 [doi>10.1109/92.863617]
• 7: Rajamohana Hegde , Naresh R. Shanbhag, Soft digital signal processing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.813-823, 12/1/2001 [doi>10.1109/92.974895]
• 8: ITRS2001. International technology roadmap for semiconductors. http://public.itrs.net/Files/2001ITRS/Home.htm, 2001
• 9: J. D. Meindl and J. A. Davis. The fundamental limit on binary switching energy for terascale integration (tsi). IEEE Journal of Solid-State Circuits, 36:1515--1516, October 2000
• 10: Massoud Pedram , Jan M. Rabaey, Power Aware Design Methodologies, Kluwer Academic Publishers, Norwell, MA, 2002
• 11: N. R. Shanbhag. A mathematical basis for power reduction in digital vlsi systems. IEEE Transactions on Circuits and Systems: Part II, 44(11):935--951, Nov. 1997
• 12: Naresh Shanbhag , K. Soumyanath , Samuel Martin, Reliable low-power design in the presence of deep submicron noise (embedded tutorial session), Proceedings of the 2000 international symposium on Low power electronics and design, p.295-302, July 25-27, 2000, Rapallo, Italy [doi>10.1145/344166.344642]
• 13: Kenneth L. Shepard , Vinod Narayanan, Conquering Noise in Deep-Submicron Digital ICs, IEEE Design & Test, v.15 n.1, p.51-62, January 1998 [doi>10.1109/54.655183]
• 14: B. Shim and N. R. Shanbhag. Reduced precision redundancy for low-power digital filtering. In Proceedings of Asilomar Conference, 2001
• 15: P. Sotiriadis, A. Chandrakasan, and V. Tarokh. Maximum achievable energy reduction using coding with applications to deep sub-micron busses. In Proc. Of Intl. Symp. on Circuits and Systems, 2002

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

General Terms:
Design

Keywords:
broadband, communications, deep submicron, energy-efficiency, low-power, noise, noise-tolerance, reliability