Component-based design approach for multicore SoCs

ABSTRACT

This paper presents a high-level component-based methodology and design environment for application-specific multicore SoC architectures. Component-based design provides primitives to build complex architectures from basic components. This bottom-up approach allows design-architects to explore efficient custom solutions with best performances. This paper presents a high-level component-based methodology and design environment for application-specific multicore SoC architectures. The system specifications are represented as a virtual architecture described in a SystemC-like model and annotated with a set of configuration parameters. Our component-based design environment provides automatic wrapper-generation tools able to synthesize hardware interfaces, device drivers, and operating systems that implement a high-level interconnect API. This approach, experimented over a VDSL system, shows a drastic design time reduction without any significant efficiency loss in the final circuit.

REFERENCES

• 1: ITRS, available at http://public.itrs.net/
• 2: A. Nagari, et al., "A 2.7V 11.8 mW Baseband ADC with 72 dB Dynamic Range for GSM Applications," 21st Custom Integrated Circuits Conference, San Diego, 1999.
• 3: http://www.semiconductors.philips.com/platforms/nexperia/
• 4: Masaaki Oka , Masakazu Suzuoki, Designing and Programming the Emotion Engine, IEEE Micro, v.19 n.6, p.20-28, November 1999 [doi>10.1109/40.809374]
• 5: P. Paulin , F. Karim , P. Bromley, Network processors: a perspective on market requirements, processor architectures and embedded S/W tools, Proceedings of the conference on Design, automation and test in Europe, p.420-429, March 2001, Munich, Germany
• 6: M. Diaz-Nava, G.S. Okvist, "The Zipper prototype: A Complete and Flexible VDSL Multi-carrier Solution", ST Journal special issue xDSL, September 2001.
• 7: David E. Culler , Anoop Gupta , Jaswinder Pal Singh, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1997
• 8: John L. Hennessy , David A. Patterson, Computer organization and design (2nd ed.): the hardware/software interface, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1997
• 9: L. Gauthier, S. Yoo, and A.A. Jerraya, "Automatic Generation and Targeting of Application Specific Operating Systems and Embedded Systems Software", IEEE TCAD, Vol. 20 Nr. 11, November 2001.
• 10: K. Keutzer, "A Disciplined Approach to the Development of Platform Architectures," Synthesis and System Integration of Mixed Technologies, Nara, Japan, October 18 - 19, 2001.
• 11: R. Ernst, et al., "The COSYMA environment for hardware/software cosynthesis of small embedded systems," Microprocessors and Microsystems, 1996.
• 12: Felice Balarin , Massimiliano Chiodo , Paolo Giusto , Harry Hsieh , Attila Jurecska , Luciano Lavagno , Claudio Passerone , Alberto Sangiovanni-Vincentelli , Ellen Sentovich , Kei Suzuki , Bassam Tabbara, Hardware-software co-design of embedded systems: the POLIS approach, Kluwer Academic Publishers, Norwell, MA, 1997
• 13: D. Gajski, et al., "SpecC Specification Language and Methodology," Kluwer Academic Publishers, 2000.
• 14: Cadence Design Systems, Inc., Virtual Component Co-design: http://www.cadence.com/products/vcc.html
• 15: K. Keutzer, et al., "System-level design: orthogonalization of concerns and platform-based design," IEEE TCAD, Dec. 2000.
• 16: M. Sgroi , M. Sheets , A. Mihal , K. Keutzer , S. Malik , J. Rabaey , A. Sangiovanni-Vencentelli, Addressing the system-on-a-chip interconnect woes through communication-based design, Proceedings of the 38th conference on Design automation, p.667-672, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379045]
• 17: IBM Inc., Blue Logic Technology, http://www.chips.ibm.com/bluelogic/
• 18: Virtual Socket Interface Alliance, http://www.vsi.org.
• 19: Drew Wingard, Micronetwork-based integration for SOCs: 673, Proceedings of the 38th conference on Design automation, p.677, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379046]
• 20: J. A. J. Leijten et al., "PROPHID : A Heterogeneous Multi-Processor Architecture for Multimedia," Proc. of ICCD, 1997.
• 21: Coware Inc., N2C: http://www.coware.com/
• 22: Wander O. Cesário , Gabriela Nicolescu , Lovic Gauthier , Damien Lyonnard , Ahmed A. Jerraya, Colif: A Design Representation for Application-Specific Multiprocessor SOCs, IEEE Design & Test, v.18 n.5, p.8-20, September 2001 [doi>10.1109/54.953268]
• 23: Sungjoo Yoo , Gabriela Nicolescu , Damien Lyonnard , Amer Baghdadi , Ahmed A. Jerraya, A generic wrapper architecture for multi-processor SoC cosimulation and design, Proceedings of the ninth international symposium on Hardware/software codesign, p.195-200, April 2001, Copenhagen, Denmark [doi>10.1145/371636.371722]
• 24: Damien Lyonnard , Sungjoo Yoo , Amer Baghdadi , Ahmed A. Jerraya, Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip, Proceedings of the 38th conference on Design automation, p.518-523, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379015]
• 25: OSCI: http://www.systemc.org/

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Microprocessor/microcomputer applications

Additional Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Real-time and embedded systems

General Terms:
Design, Experimentation, Standardization

Keywords:
HW/SW interfaces abstraction, component-based design, multicore System-on-Chip