System design methodologies for a wireless security processing platform

ABSTRACT

Security protocols are critical to enabling the growth of a wide range of wireless data services and applications. However, they impose a high computational burden that is mismatched with the modest processing capabilities and battery resources available on wireless clients. Bridging the security processing gap, while retaining sufficient programmability in order to support a wide range of current and future security protocol standards, requires the use of novel system architectures and design methodologies.We present the system-level design methodology used to design a programmable security processor platform for next-generation wireless handsets. The platform architecture is based on (i) a configurable and extensible processor that is customized for efficient domain-specific processing, and (ii) layered software libraries implementing cryptographic algorithms that are optimized to the hardware platform. Our system-level design methodology enables the efficient co design of optimal cryptographic algorithms and an optimized system architecture. It includes novel techniques for algorithmic exploration and tuning, performance characterization and macro-modeling of software libraries, and architecture refinement based on selection of instruction extensions to accelerate performance-critical, computation-intensive operations. We have designed a programmable security processor platform to support both public-key and private key operations using the proposed methodology, and have evaluated its performance through extensive system simulations as well as hardware prototyping. Our experiments demonstrate large performance improvements (e.g., 31.0X for DES, 33.9X for 3DES, 17.4X for AES, and upto 66.4X for RSA) compared to well-optimized software implementations on a state-of-the-art embedded processor.

REFERENCES

• 1: U. S. Department of Commerce, The Emerging Digital Economy II. http://www.ecommerce.gov/ede/report.html, 1999.
• 2: W. W. W. Consortium, The World Wide Web Security FAQ. http://www.w3.org/Security/faq/www-security-faq.html, 1998.
• 3: ePaynews. http://www.epaynews.com/statistics/ecappstats.html.
• 4: Bruce Schneier, Applied cryptography (2nd ed.): protocols, algorithms, and source code in C, John Wiley & Sons, Inc., New York, NY, 1995
• 5: William Stallings, Cryptography and network security (2nd ed.): principles and practice, Prentice-Hall, Inc., Upper Saddle River, NJ, 1998
• 6: Sandra Kay Miller, Facing the Challenge of Wireless Security, Computer, v.34 n.7, p.16-18, July 2001 [doi>10.1109/2.933495]
• 7: G. Apostolopoulos, V. Peris, P. Pradhan, and D. Saha, "Securing Electronic Commerce: Reducing SSL Overhead," in IEEE Network, pp. 8--16, July 2000.
• 8: Neil Daswani , Dan Boneh, Experimenting with Electronic Commerce on the PalmPilot, Proceedings of the Third International Conference on Financial Cryptography, p.1-16, February 01, 1999
• 9: Kanishka Lahiri , Sujit Dey , Debashis Panigrahi , Anand Raghunathan, Battery-Driven System Design: A New Frontier in Low Power Design, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.261, January 07-11, 2002
• 10: Albert G. Broscius , Jonathan M. Smith, Exploiting Parallelism in Hardware Implementations of the DES, Proceedings of the 11th Annual International Cryptology Conference on Advances in Cryptology, p.367-376, August 11-15, 1991
• 11: A. Curiger, H. Bonnenberg, R. Zimmermann, N. Felber, H. Kaeslin, and W. Fichtner, "VINCI: VLSI implementation of the new secret-key block cipher IDEA," in Proc. IEEE Custom Integrated Circuits Conf., pp. 15.5.1--15.5.4, May 1993.
• 12: C. K. Koc, "RSA hardware implementation," Tech. Rep. TR-801 (available online at http://security.ece.orst.edu/koc/ece575/rsalabs/tr-801.pdf), RSA Data Security Inc., Apr. 1996.
• 13: T. Ichikawa, T. Kasuya, and M. Matsui, "Hardware evaluation of the AES finalists," in Third Advanced Encryption Standard (AES) Conference, Apr. 2000.
• 14: Xtensa application specific microprocessor solutions - Overview handbook. Tensilica Inc. (http://www.tensilica.com), 2001.
• 15: A. S. Tanenbaum, Computer networks, Prentice-Hall, Inc., Upper Saddle River, NJ, 1988
• 16: T. Granlund, The GNU Multiple Precision Arithmetic Library. http://www.gnu.org, 2000.
• 17: N. Potlapally, S. Ravi, A. Raghunathan, and G. Lakshminarayana, "Algorithm exploration for efficient public-key security processing on wireless handsets," in Proc. DATE Designers Forum, pp. 42--46, Mar. 2002.
• 18: W. N. Venables and B. D. Ripley, Modern Applied Statistics with S-PLUS. Springer-Verlag, 1998.
• 19: "Design Compiler, Synopsys Inc. (http://www.synopsys.com).".
• 20: CB-11 Family 0.18um CMOS Cell-based IC Design Manual. NEC Electronics, Inc., December. 1999.
• 21: Xtensa Microprocessor Emulation Kit XT 2000 - User's Guide. Tensilica Inc. (http://www.tensilica.com), 2001.
• 22: S1D13806 Embedded Memory Display Controller. Epson Research & Development Inc. (http://www.erd.epson.com).
• 23: NL6448BC33-31 10.4 inch digital VGA LCD display. NEC Electronics Inc. (http://www.necel.com).
• 24: N. Potlapally, S. Ravi, A. Raghunathan, and G. Lakshminarayana, "Optimizing Public-Key Encryption for Wireless Clients," in Proc. IEEE Int. Conf. Communications, May 2002.
• 25: Intel Corp., Enhancing Security Performance through IA-64 Architecture. http://developer.intel.com/design/security/rsa2000/itanium.pdf, 2000.
• 26: Architectural Impact of Secure Socket Layer on Internet Servers, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.7, September 17-20, 2000
• 27: A. Goldberg, R. Buff, and A. Schmitt, "Secure Server Performance Dramatically Improved by Caching SSL Session Keys," in ACM Wksp. Internet Server Performance, June 1998.
• 28: Michael Rosing, Implementing elliptic curve cryptography, Manning Publications Co., Greenwich, CT, 1999
• 29: NTRU Communications and Content Security. http://www.ntru.com.
• 30: Broadcom Corporation, BCM5840 Gigabit Security Processor. http://www.broadcom.com.
• 31: Corrent Inc. http://www.corrent.com.
• 32: HIFN Inc. http://www.hifn.com.
• 33: Motorola Inc., MC190:Security Processor. http://www.motorola.com.
• 34: NetOctave Inc. http://www.netoctave.com.
• 35: Securealink USA Inc. http://www.securealink.com.
• 36: ARM SecurCore. http://www.arm.com.
• 37: SmartMIPS. http://www.mips.com.
• 38: Zhijie Shi , Ruby B. Lee, Bit Permutation Instructions for Accelerating Software Cryptography, Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors, p.138, July 10-12, 2000
• 39: Jerome Burke , John McDonald , Todd Austin, Architectural support for fast symmetric-key cryptography, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.178-189, November 2000, Cambridge, Massachusetts, United States

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.0 GENERAL

Additional Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.0 General
  C.2 COMPUTER-COMMUNICATION NETWORKS
      C.2.0 General
  C.5 COMPUTER SYSTEM IMPLEMENTATION
      C.5.3 Microcomputers
          Subjects: Portable devices (e.g., laptops, personal digital assistants)

  E. Data
  E.3 DATA ENCRYPTION
      Subjects: Public key cryptosystems

General Terms:
Algorithms, Design, Performance, Security

Keywords:
3DES, AES, DES, IPSec, RSA, SSL, decryption, design methodology, embedded system, encryption, handset, performance, platform, security, security processing, system architecture, wireless