ACM Home Page
Please provide us with feedback. Feedback
Combined BEM/FEM substrate resistance modeling
Full text PdfPdf (197 KB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 39th annual Design Automation Conference table of contents
New Orleans, Louisiana, USA
SESSION: Inductance and substrate analysis table of contents
Pages: 771 - 776  
Year of Publication: 2002
ISBN ~ ISSN:0738-100X , 1-58113-461-4
Authors
E. Schrik  Delft University of Technology, Delft, The Netherlands
N. P. van der Meijs  Delft University of Technology, Delft, The Netherlands
Sponsor
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 4,   Downloads (12 Months): 31,   Citation Count: 5
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/513918.514111
What is a DOI?

ABSTRACT

For present-day micro-electronic designs, it is becoming ever more important to accurately model substrate coupling effects. Basically, either a Finite Element Method (FEM) or a Boundary Element Method (BEM) can be used. The FEM is the most versatile and flexible whereas the BEM is faster, but requires a stratified, layout-independent doping profile for the substrate. Thus, the BEM is unable to properly model any specific, layout-dependent doping patterns that are usually present in the top layers of the substrate, such as channel stop layers. This paper describes a way to incorporate these doping patterns into our substrate model by combining a BEM for the stratified doping profiles with a 2D FEM for the top-level, layout-dependent doping patterns, thereby achieving improved flexibility compared to BEM and improved speed compared to FEM. The method has been implemented in the SPACE layout to circuit extractor and it has been successfully verified with two other tools.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
R. Gharpurey and R.G. Meyer, "Modeling and Analysis of Substrate Coupling in Integrated Circuits," IEEE Journal of Solid-State Circuits, vol. 31, pp. 344--353, Mar. 1996.
 
2
R.B. Merrill, W.M. Young, and K. Brehmer, "Effect of Substrate Material on Crosstalk in Mixed Analog/Digital Integrated Circuits," in IEEE International Electron Devices Meeting, pp. 433--436, Dec. 1994.
 
3
R. Singh, "A Review of Substrate Coupling Issues and Modeling Strategies," in Proc. CICC, pp. 491--498, May 1999.
 
4
X. Aragones, J.L. Gonzalez, and A. Rubio, Analysis and Solutions for Switching Noise Coupling in Mixed-Signal ICs. Boston: Kluwer Academic Publishers, 1999.
 
5
 
6
D.K. Su, M.J. Loinaz, S. Masui, and B.A. Wooley, "Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits," IEEE Journal of Solid-State Electronics, vol. 28, pp. 420--430, Apr. 1993.
 
7
F.J.R. Clement, E. Zysman, M. Kayal, and M. Declercq, "LAYIN: Toward a global solution for parasitic coupling modeling and visualization," in Proc. IEEE Custom Integrated Circuits Conference, pp. 537--540, May 1994.
 
8
 
9
C.A. Brebbia, The Boundary Element Method for Engineers. Plymouth: Pentech Press, 1978.
 
10
P. M. Dewilde and E. B. Nowacka, "Circuit Models for the Hybrid Element Method," in Proc. Int. Symp. on Circuits and Systems, (Atlanta, Georgia), pp. IV 616--619, May 1996.
 
11
Momentum, a 2.5 D EM Simulator by Agilent EEsof, see http://eesof.tm.agilent.com.
 
12
Davinci, a 3D Device simulator by Avanti, see http://www.avanticorp.com.
 
13
F. Beeftink, A.J. van Genderen, N.P. van~der Meijs, and J. Poltz, "Deep Submicron ULSI Parasitics Extraction Using Space," in Design, Automation and Test in Europe Conference 1998, Designer Track, pp. 81--86, Feb. 1998.
 
14
J.E. Hall, D.E. Hocevar, P. Yang, and M.J. McGraw, "SPIDER - A CAD System for Modeling VLSI Metallization Patterns," IEEE Transactions on CAD, vol. 6, pp. 1023--1031, Nov. 1987.
 
15
A. J. van Genderen, Reduced Models for the Behavior of VLSI Circuits. PhD thesis, Delft University of Technology, Delft, The Netherlands, Oct. 1991.
16
17
 
18
 
19


Collaborative Colleagues:
E. Schrik: colleagues
N. P. van der Meijs: colleagues