Scheduler-based DRAM energy management

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Scheduler-based DRAM energy management

Full text

Pdf (172 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 39th annual Design Automation Conference table of contents

New Orleans, Louisiana, USA

SESSION: Scheduling techniques for embedded systems table of contents

Pages: 697 - 702

Year of Publication: 2002

ISBN ~ ISSN:0738-100X , 1-58113-461-4

Authors

V. Delaluz	The Pennsylvania State University, University Park, PA
A. Sivasubramaniam	The Pennsylvania State University, University Park, PA
M. Kandemir	The Pennsylvania State University, University Park, PA
N. Vijaykrishnan	The Pennsylvania State University, University Park, PA
M. J. Irwin	The Pennsylvania State University, University Park, PA

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 12, Downloads (12 Months): 54, Citation Count: 24

Additional Information:

abstract references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/513918.514095 What is a DOI?

ABSTRACT

Previous work on DRAM power-mode management focused on hardware-based techniques and compiler-directed schemes to explicitly transition unused memory modules to low-power operating modes. While hardware-based techniques require extra logic to keep track of memory references and make decisions about future mode transitions, compiler-directed schemes can only work on a single application at a time and demand sophisticated program analysis support. In this work, we present an operating system (OS) based solution where the OS scheduler directs the power mode transitions by keeping track of module accesses for each process in the system. This global view combined with the flexibility of a software approach brings large energy savings at no extra hardware cost. Our implementation using a full-fledged OS shows that the proposed technique is also very robust when different system and workload parameters are modified, and provides the first set of experimental results for memory energy optimization with a multiprogrammed workload on a real platform. The proposed technique is applicable to both embedded systems and high-end computing platforms.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Luca Benini , Alessandro Bogliolo , Giovanni De Micheli, A survey of design techniques for system-level dynamic power management, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.3, p.299-316, June 2000 [doi>10.1109/92.845896]
	2	Francky Catthoor , Eddy de Greef , Sven Suytack, Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design, Kluwer Academic Publishers, Norwell, MA, 1998
	3	Victor Delaluz , Mahmut Kandemir , N. Vijaykrishnan , Anand Sivasubramaniam , Mary Jane Irwin, Hardware and Software Techniques for Controlling DRAM Power Modes, IEEE Transactions on Computers, v.50 n.11, p.1154-1173, November 2001 [doi>10.1109/12.966492]
	4	Kinshuk Govil , Edwin Chan , Hal Wasserman, Comparing algorithm for dynamic speed-setting of a low-power CPU, Proceedings of the 1st annual international conference on Mobile computing and networking, p.13-25, November 13-15, 1995, Berkeley, California, United States [doi>10.1145/215530.215546]
	5	Inki Hong , Darko Kirovski , Gang Qu , Miodrag Potkonjak , Mani B. Srivastava, Power optimization of variable voltage core-based systems, Proceedings of the 35th annual conference on Design automation, p.176-181, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277088]
	6	Intel announcement. http://developer.intel.com/design/mobile/intelpower/int_mpg.htm.
	7	Intel announcement. http://www.intel.com/pressroom/archive/releases/20011126tech.htm
	8	M. Kandemir , N. Vijaykrishnan , M. J. Irwin , W. Ye, Influence of compiler optimizations on system power, Proceedings of the 37th conference on Design automation, p.304-307, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337425]
	9	Alvin R. Lebeck , Xiaobo Fan , Heng Zeng , Carla Ellis, Power aware page allocation, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.105-116, November 2000, Cambridge, Massachusetts, United States
	10	Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, United States
	11	Jacob R. Lorch , Alan Jay Smith, Scheduling techniques for reducing processor energy use in MacOS, Wireless Networks, v.3 n.5, p.311-324, Oct. 1997 [doi>10.1023/A:1019177822227]
	12	Yung-Hsiang Lu , Luca Benini , Giovanni De Micheli, Operating-system directed power reduction, Proceedings of the 2000 international symposium on Low power electronics and design, p.37-42, July 25-27, 2000, Rapallo, Italy [doi>10.1145/344166.344189]
	13	Rambus Inc. http://www.rambus.com/.
	14	128/144-MBit Direct RDRAM Data Sheet, Rambus Inc., 1999.
	15	Youngsoo Shin , Kiyoung Choi, Power conscious fixed priority scheduling for hard real-time systems, Proceedings of the 36th ACM/IEEE conference on Design automation, p.134-139, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309901]
	16	N. Vijaykrishnan , M. Kandemir , M. J. Irwin , H. S. Kim , W. Ye, Energy-driven integrated hardware-software optimizations using SimplePower, Proceedings of the 27th annual international symposium on Computer architecture, p.95-106, June 2000, Vancouver, British Columbia, Canada
	17	M. Weiser, B. Welch, A. Demers, and S. Shenker. Scheduling for reduced CPU energy. In Proc. Symposium on Operating Systems Design and Implementation, pages 13--23, 1994.
	18	W. Ye , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, The design and use of simplepower: a cycle-accurate energy estimation tool, Proceedings of the 37th conference on Design automation, p.340-345, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337436]
	19	Michael Beck , Harold Bohme , Ulrich Kunitz , Robert Magnus , Mirko Dziadzka , Dirk Verworner, Linux Kernel Internals, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1996

CITED BY 24

	Victor De La Luz , Ismail Kadayif , Mahmut Kandemir , Uger Sezer, Access Pattern Restructuring for Memory Energy, IEEE Transactions on Parallel and Distributed Systems, v.15 n.4, p.289-303, April 2004
	Chanik Park , Jeong-Uk Kang , Seon-Yeong Park , Jin-Soo Kim, Energy-aware demand paging on NAND flash-based embedded storages, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA
	Pin Zhou , Vivek Pandey , Jagadeesan Sundaresan , Anand Raghuraman , Yuanyuan Zhou , Sanjeev Kumar, Dynamic tracking of page miss ratio curve for memory management, ACM SIGOPS Operating Systems Review, v.38 n.5, December 2004
	Anand Ramachandran , Margarida F. Jacome, Xtream-Fit: an energy-delay efficient data memory subsystem for embedded media processing, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Charles Lefurgy , Karthick Rajamani , Freeman Rawson , Wes Felter , Michael Kistler , Tom W. Keller, Energy Management for Commercial Servers, Computer, v.36 n.12, p.39-48, December 2003
	Hai Huang , Kang G. Shin , Charles Lefurgy , Tom Keller, Improving energy efficiency by making DRAM less randomly accessed, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA
	Zhong Wang , Xiaobo Sharon Hu, Energy-aware variable partitioning and instruction scheduling for multibank memory architectures, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.2, p.369-388, April 2005
	Peng Rong , Massoud Pedram, Hierarchical power management with application to scheduling, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA
	Vincent W. Freeh , David K. Lowenthal, Using multiple energy gears in MPI programs on a power-scalable cluster, Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming, June 15-17, 2005, Chicago, IL, USA
	Y. C. Tay , Min Zou, A page fault equation for modeling the effect of memory size, Performance Evaluation, v.63 n.2, p.99-130, February 2006
	Pratap Ramamurthy , Ramanathan Palaniappan, Performance-directed energy management using BOS, ACM SIGOPS Operating Systems Review, v.41 n.1, January 2007
	Hai Huang , Padmanabhan Pillai , Kang G. Shin, Design and implementation of power-aware virtual memory, Proceedings of the USENIX Annual Technical Conference 2003 on USENIX Annual Technical Conference, p.5-5, June 09-14, 2003, San Antonio, Texas
	Jung-Hi Min , Hojung Cha , Vason P. Srini, Dynamic power management of DRAM using accessed physical addresses, Microprocessors & Microsystems, v.31 n.1, p.15-24, February, 2007
	Jung-hi Min , Hojung Cha, Reducing display power in DVS-enabled handheld systems, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA
	Zhong Wang , Xiaobo Sharon Hu, Power Aware Variable Partitioning and Instruction Scheduling for Multiple Memory Banks, Proceedings of the conference on Design, automation and test in Europe, p.10312, February 16-20, 2004
	Radoslaw Szymanek , Francky Catthoor , Krzysztof Kuchcinski, Time-Energy Design Space Exploration for Multi-Layer Memory Architectures, Proceedings of the conference on Design, automation and test in Europe, p.10318, February 16-20, 2004
	Xiaodong Li , Ritu Gupta , Sarita V. Adve , Yuanyuan Zhou, Cross-component energy management: Joint adaptation of processor and memory, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.3, p.14-es, September 2007
	Vincent W. Freeh , David K. Lowenthal , Feng Pan , Nandini Kappiah , Rob Springer , Barry L. Rountree , Mark E. Femal, Analyzing the Energy-Time Trade-Off in High-Performance Computing Applications, IEEE Transactions on Parallel and Distributed Systems, v.18 n.6, p.835-848, June 2007
	Song Liu , Seda Ogrenci Memik , Yu Zhang , Gokhan Memik, A power and temperature aware DRAM architecture, Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California
	Min Lee , Euiseong Seo , Joonwon Lee , Jin-soo Kim, PABC: Power-Aware Buffer Cache Management for Low Power Consumption, IEEE Transactions on Computers, v.56 n.4, p.488-501, April 2007
	Dongwook Lee , Sungjoo Yoo , Kiyoung Choi, Entry control in network-on-chip for memory power reduction, Proceeding of the thirteenth international symposium on Low power electronics and design, August 11-13, 2008, Bangalore, India
	Ravi K. Venkatesan , Ahmed S. Al-Zawawi , Krishnan Sivasubramanian , Eric Rotenberg, ZettaRAM: A Power-Scalable DRAM Alternative through Charge-Voltage Decoupling, IEEE Transactions on Computers, v.56 n.2, p.147-160, February 2007
	Hongzhong Zheng , Jiang Lin , Zhao Zhang , Eugene Gorbatov , Howard David , Zhichun Zhu, Mini-rank: Adaptive DRAM architecture for improving memory power efficiency, Proceedings of the 2008 41st IEEE/ACM International Symposium on Microarchitecture, p.210-221, November 08-12, 2008
	Jung-Hi Min , Hojung Cha , Rhan Ha, System-level integrated power management for handheld systems, Microprocessors & Microsystems, v.33 n.3, p.201-210, May, 2009