A fast, inexpensive and scalable hardware acceleration technique for functional simulation

ABSTRACT

We introduce a novel approach to accelerating functional simulation. The key attributes of our approach are high-performance, low-cost, scalability and low turn-around-time (TAT). We achieve speedups between 25 and 2000x over zero delay event-driven simulation and between 75 and 1000x over cycle-based simulation on benchmark and industrial circuits while maintaining the cost, scalability and TAT advantages of simulation. Owing to these attributes, we believe that such an approach has potential for very wide deployment as replacement or enhancement for existing simulators. Our technology relies on a VLIW-like virtual simulation processor (SimPLE) mapped to a single FPGA on an off-the-shelf PCI board. Primarily responsible for the speed are (i) parallelism in the processor architecture (ii) high pin count on the FPGA enabling large instruction bandwidth and (iii) high speed (124 MHz on Xilinx Virtex-II) single-FPGA implementation of the processor with regularity driven efficient place and route. Companion to the processor is the very fast SimPLE compiler which achieves compilation rates of 4 million gates/hour. In order to simulate the netlist, the compiled instructions are streamed through the FPGA, along with the simulation vectors. This architecture plugs in naturally into any existing HDL simulation environment. We have a working prototype based on a commercially available PCI-based FPGA board.

REFERENCES

• 1: Joerg Abke , Erich Barke, A New Placement Method for Direct Mapping into LUT-Based FPGAs, Proceedings of the 11th International Conference on Field-Programmable Logic and Applications, p.27-36, August 27-29, 2001
• 2: S. I. Assn. International Technology Roadmap for Semiconductors. ITRS, 1999. http://public.itrs.net
• 3: J. Babb, R. Tessier, and A. Agarwal. Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators. In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, April 1993
• 4: J. Babb, R. Tessier, M. Dahl, S. Hanano, D. Hoki, and A. Agarwal. Logic Emulation with Virtual Wires. In IEEE Transactions on CAD of Integrated Circuits and Systems, June 1997
• 5: J. Cong and Y. Ding. An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table based FPGA Designs. In IEEE Transactions on CAD, pages 1--12, January 1994
• 6: Fulvio Corno , Matteo Sonza Reorda , Giovanni Squillero, RT-Level ITC'99 Benchmarks and First ATPG Results, IEEE Design & Test, v.17 n.3, p.44-53, July 2000 [doi>10.1109/54.867894]
• 7: Seth Copen Goldstein , Herman Schmit , Matthew Moe , Mihai Budiu , Srihari Cadambi , R. Reed Taylor , Ronald Laufer, PipeRench: a co/processor for streaming multimedia acceleration, Proceedings of the 26th annual international symposium on Computer architecture, p.28-39, May 01-04, 1999, Atlanta, Georgia, United States
• 8: Chandra Mulpuri , Scott Hauck, Runtime and quality tradeoffs in FPGA placement and routing, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, p.29-36, February 2001, Monterey, California, United States [doi>10.1145/360276.360294]
• 9: Emily J. Shriver , Karem A. Sakallah, Ravel: assigned-delay compiled-code logic simulation, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.364-368, November 1992, Santa Clara, California, United States
• 10: Steve Trimberger, Scheduling designs into a time-multiplexed FPGA, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.153-160, February 22-25, 1998, Monterey, California, United States [doi>10.1145/275107.275135]
• 11: S. Trimberger , D. Carberry , A. Johnson , J. Wong, A time-multiplexed FPGA, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.22, April 16-18, 1997
• 12: K. Westgate and D. McInnis. Reducing Simulation Time with Cycle Simulation. Quickturn White Paper, 2000. http://www.quickturn.com/tech/cbs.htm
• 13: Xilinx. Virtex-II 1.5v Field Programmable Gate Array: Advance Product Specification. Xilinx Application Databook, October 2001. http://www.xilinx.com/partinfo/databook.htm

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Simulation

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Verification

General Terms:
Algorithms, Experimentation, Performance, Verification

Keywords:
FPGA, VLIW, functional simulation, hardware acceleration