ACM Home Page
Please provide us with feedback. Feedback
Optimal design of delta-sigma ADCs by design space exploration
Full text PdfPdf (191 KB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 39th annual Design Automation Conference table of contents
New Orleans, Louisiana, USA
SESSION: Analog synthesis & design methodology table of contents
Pages: 443 - 448  
Year of Publication: 2002
ISBN ~ ISSN:0738-100X , 1-58113-461-4
Authors
Ovidiu Bajdechi  Delft University of Technology, 2600GA Delft, The Netherlands
Johan H. Huijsing  Delft University of Technology, Delft, The Netherlands
Georges Gielen  Katholieke Universiteit Leuven, Leuven, Belgium
Sponsor
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 4,   Downloads (12 Months): 15,   Citation Count: 4
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/513918.514031
What is a DOI?

ABSTRACT

An algorithm for architecture-level exploration of &SGR;D ADC design space is presented. The algorithm finds an optimal solution by exhaustively exploring both single-loop and cascaded architectures, with single-bit or multi-bit quantizer, for a range of oversampling ratios. A fast filter-level step evaluates the performance of all loop-filter topologies and passes the accepted solutions to the architecture-level optimization step which maps the filters on feasible architectures and evaluates their performance. The power consumption of each accepted architecture is estimated and the best top-ten solutions in terms of the ratio of peak SNDR versus power consumption are further optimized for yield. Experimental results for two different design targets are presented. They show that previously published solutions are among the best architectures for a given target but that better solutions can be designed.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
Y. Perelman, R. Ginosar, A low-light-level sensor for medical diagnostic applications, IEEE JSSC, Vol. 36, No. 10, Oct. 2001
 
2
A.L. Coban, P.E. Allen, A 1.5V 1.0 mW Audio Modulator with 98dB Dynamic Range, ISSCC 1999 Digest of Technical Papers.
 
3
L. Breems, E.J. van der Swan, J.H. Huijsing, A 1.8-mW CMOS &Sgr;Δ Modulator with Integrated Mixer for A/D Conversion of IF Signals, IEEE Journal of Solid-State Circuits, Vol. 35, Apr. 2000.
 
4
K. Vleugels, S. Rabii, B.A. Wooley, A 2.5V Broadband Multi-Bit Modulator with 95dB Dynamic Range, ISSCC 2001 Digest of Technical Papers, Feb. 2001.
 
5
K. Bult, Analog Design in Deep Submicron CMOS, Proceedings of European Solid State Circuits Conference, Sept. 2000.
 
6
R. Schreier, Delta-Sigma Toolbox for Matlab, www.mathworks.com/support/ftp/controlssv5.html
 
7
K. Francken, M. Vogels, G. Gielen, Dedicated System-Level Simulation of Modulators, Proceedings of the IEEE CICC, May 2001.
 
8
V. Liberali, V.F. Dias, M. Ciapponi, F. Maloberti, TOSCA: a simulator for switched-capacitor noise-shaping A/D converters IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Vol. 12, Sept. 1993.
 
9
S.R. Norsworthy, R. Schreier, G.C. Temes, Delta-Sigma Data Converters, IEEE Press, 1997.
 
10
A. Marques, V. Piuri, M.S. Steyaert, W.M. Sansen, Optimal Parameters for Modulator Topologies, IEEE Transactions on Circuits and Systems II, Vol. 45, Sept. 1998.


Collaborative Colleagues:
Ovidiu Bajdechi: colleagues
Johan H. Huijsing: colleagues
Georges Gielen: colleagues