Few electron devices: towards hybrid CMOS-SET integrated circuits

ABSTRACT

In this paper, CMOS evolution and their fundamental and practical limitations are briefly reviewed, and the working principles, performance, and fabrication of single-electron transistors (SETs) are addressed in detail. Some of the unique characteristics and functionality of SETs, like unrivalled integration and low power, which are complementary to the sub-20 nm CMOS, are demonstrated. Characteristics of two novel SET architectures, namely, C-SET and R-SET, aimed at logic applications are compared. Finally, it is shown that combination of CMOS and SET in hybrid ICs appears to be attractive in terms of new functionality and performance, together with better integrability for ULSI, especially because of their complementary characteristics. It is envisioned that efforts in terms of compatible fabrication processes, packaging, modeling, electrical characterization, co-design and co-simulation will be needed in the near future to achieve substantial advances in both memory and logic circuit applications based on CMOS-SET hybrid circuits.

REFERENCES

• 1: James D. Meindl, A history of low power electronics: how it began and where it's headed, Proceedings of the 1997 international symposium on Low power electronics and design, p.149-151, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263311]
• 2: J. D. Meindl, "Low power microelectronics: Retrospect and prospect", Proceedings of IEEE, vol. 83, no. 4, pp. 619--635, 1995.
• 3: K. Likharev, "Sub-20nm Electron Devices", Advanced Semiconductor and Organic Nano-Techniques", Ed. H. Morkoc, Academic Press, 2002.
• 4: C. Wasshuber, "Computational Single-Electronics", Springer Ver., Wien, 2001.
• 5: The International Technology Roadmap for Semiconductors (ITRS), 2001 Eds.
• 6: Private communications, George Sery, Intel Corporation.
• 7: Y. Taur et al., "CMOS scaling into the nanometer regime", Proceedings of IEEE, vol. 85, no. 4, pp. 486--504, 1997.
• 8: Y. Choi et al., "Sub-20nm FinFET Technologies', Technical Digest IEDM, pp. 421--424, 2001.
• 9: L. Ge and J.G. Fossum, "Analytical modeling of quantization and volume inversion in thin Si-film DG MOSFETs", IEEE Trans. on El. Dev., vol. 49, no. 2, pp. 287--294, 2002.
• 10: M. Jurczak et al., "Silicon-On-Nothing (SON) - an innovative process for adv. CMOS", IEEE Trans. on El. Dev., vol. 47, no. 11, pp. 2179--2187, 2000.
• 11: S. Monfray et al., "First SON (Silicon-On-Nothing) MOSFETs with perfect morphology and high electrical performance", IEDM Technical Digest, pp. 645--648, 2001.
• 12: J.D. Plummer, "Silicon MOSFETs (conventional and non-traditional) at the scaling limit", Proc. of Device Research Conference 2000, pp. 3--7, 2000.
• 13: T. Schultz et al., "Short-channel vertical sidewall MOSFETs", IEEE Trans. on El. Dev., vol. 48, no. 8, pp. 1783--1788, 2001.
• 14: M. Lundstrom and Z. Ren, "Essential Physics of Carrier Transport in Nanoscale MOSFETs", IEEE Trans. on El. Dev., vol. 49, no. 1, pp. 133--141, 2002.
• 15: D. Munteanu, J.L. Autran, "Two-dimensional Modeling of Quantum Ballistic Transport in Ultimate Double-Gate SOI Devices". Proc. of ULIS 2002, Munich, Germany, pp. 119--122, 2002.
• 16: D. Averin and K. Likharev, "Single electronics: a correlated transfer of single electrons and Copper pairs in systems of small tunnel junctions", in Mesoscopic phenomena in solids, pp. 173--271, 1991.
• 17: K.K. Likharev, "Single-electron devices and their applications", Proceedings of IEEE, vol. 87, Issue 4, pp. 606--632, 1999.
• 18: A.N. Korotkov, "Single-electron transistor controlled with a RC circuit", Phys. Rev. B, vol. 49, pp. 16518--16522, 1994.
• 19: M. Kirihara, N. Kuwamura, K. Taniguchi, and C. Hamaguchi, "Monte Carlo study of single-electronic devices," in Ext. Abst. Int. Conf. on Solid State Devices and Materials, Yokohama, Japan, 1994, pp. 328--330.
• 20: C. Wasshuber, H. Kosina, and S. Selberherr, "SIMON - A Simulator for Single-Electron Tunnel Devices and Circuits", IEEE Transactions on Computer Aided Design of IC and Systems, vol. 16, no. 9, pp. 937--944, 1997.
• 21: R. H. Chen, A. N. Korotkov, and K. K. Likharev, "Single-electron transistor logic", Appl. Phys. Lett., vol. 68, pp. 1954--1956, 1996.
• 22: Y. S. Yu, S. W. Hwang, and D. Ahn, "Macromodeling of single electron transistors for efficient circuit simulation", IEEE Trans. on El. Dev., vol. 46, No. 8, pp 1667--1671, 1999.
• 23: K. Uchida et al.,"Analytical single-electron transistor (SET) model for design and analysis of realistic SET circuits", Jpn. J. Appl. Phys., vol. 39, Part 1, No. 4B, pp. 2321--2324, 2000.
• 24: S. Mahapatra, A.M. Ionescu and K. Banerjee, "A Quasi-Analytical SET Model for Few Electron Circuit Simulation", IEEE El. Dev. Lett., to appear, 2002.
• 25: Yasuo Takahashi , Akira Fujiwara , Yukinori Ono , Katsumi Murase, Silicon Single-Electron Devices and Their Applications, Proceedings of the 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000), p.411, May 23-25, 2000
• 26: K. Uchida et al., "Programmable single-electron transistor logic for low-power intelligent Si LSI", Digest of ISSCC 2002, pp. 206--207, 2002.
• 27: M. Sanquer et al., "Coulomb blockade in low-mobility nanometer size Si MOSFET's", Phys.Rev., B 61, pp.7249--7252, 2000.
• 28: A.N. Korotkov, "Wireless single-electron logic by alternating electric field", Appl. Phys. Lett., vol. 67, pp. 2412--2414, 1995.
• 29: K. Yano et al., "Single-electron memory for giga-to-terra bit storage", Proceedings IEEE, vol. 87, pp. 633--651, 1999.
• 30: S. Tiwari et al., "A silicon nanocrystals based memory", Appl. Phys. Lett., vol. 68, pp. 1377--1379, 1996.
• 31: K.K. Likharev, "Riding the crest of a new wave in memory {NOVORAM}", IEEE Circuits and Devices Magazine, vol. 16, pp. 16--21, 2000.
• 32: K. Uchida et al., "Room operation of multifunctional single-electron transistor logic", Tech. Digest IEDM, pp.863--865, 200.
• 33: H. Inokawa, A. Fujiwara and Y. Takahashi, "A multiple-valued single-electron SRAM by the PADOX process", Proc. 6th Int. Conf. on Solid-State and IC Technology, pp.205--208, 2001.
• 34: H. Inokawa, A. Fujiwara and Y. Takahashi, "A multiple-valued logic with merged Single-Electron and MOS Transistors", Tech. Digest IEDM, pp. 147--150, 2001
• 35: S. Mahapatra, A. M. Ionescu, K. Banerjee and M. Declercq, "A SET Quantizer Circuit Aiming at Digital Comm. System", ISCAS 2002, (to appear), 2002.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Advanced technologies

General Terms:
Design, Experimentation, Measurement, Performance

Keywords:
Iinverter, hybrid CMOS-SET Circuits, low power, nanoelectronics, quantizer, single-Electron transistors, ultimate CMOS