Characterizing the d-TLB behavior of SPEC CPU2000 benchmarks

ABSTRACT

Despite the numerous optimization and evaluation studies that have been conducted with TLBs over the years, there is still a deficiency in an indepth understanding of TLB characteristics from an application angle. This paper presents a detailed characterization study of the TLB behavior of the SPEC CPU2000 benchmark suite. The contributions of this work are in identifying important application characteristics for TLB studies, quantifying the SPEC2000 application behavior for these characteristics, as well as making pronouncements and suggestions for future research based on these results.Around one-fourth of the SPEC2000 applications (ammp, apsi, galgel, lucas, mcf, twolf and vpr) have significant TLB missrates. Both capacity and associativity are influencing factors on miss-rates, though they do not necessarily go hand-in-hand. Multi-level TLBs are definitely useful for these applications in cutting down access times without significant miss rate degradation. Superpaging to combine TLB entries may not be rewarding for many of these applications. Software management of TLBs in terms of determining what entries to prefetch, what entries to replace, and what entries to pin has a lot of potential to cut down miss rates considerably. Specifically, the potential benefits of prefetching TLB entries is examined, and Distance Prefetching is shown to give good prediction accuracy for these applications.

REFERENCES

• 1: Thomas E. Anderson , Henry M. Levy , Brian N. Bershad , Edward D. Lazowska, The interaction of architecture and operating system design, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.108-120, April 08-11, 1991, Santa Clara, California, United States
• 2: Todd M. Austin , Gurindar S. Sohi, High-bandwidth address translation for multiple-issue processors, Proceedings of the 23rd annual international symposium on Computer architecture, p.158-167, May 22-24, 1996, Philadelphia, Pennsylvania, United States
• 3: K. Bala, M. F. Kaashoek, and W. E. Weihl. Software Prefetching and Caching for Translation Lookaside Buffers. In Proceedings of the Usenix Symposium on Operating Systems Design and Implementation, pages 243-253, 1994.
• 4: D. Burger and T. Austin. The SimpleScalar Toolset, Version 3.0. http://www.simplescalar.org.
• 5: J. F. Cantin and M. D. Hill. Cache Performance for Selected SPEC CPU2000 Benchmarks. October 2001. http://www.cs.wise.edu/multifacet/misc/spec2000cache-data/.
• 6: J. Bradley Chen , Anita Borg , Norman P. Jouppi, A simulation based study of TLB performance, Proceedings of the 19th annual international symposium on Computer architecture, p.114-123, May 19-21, 1992, Queensland, Australia
• 7: Douglas W. Clark , Joel S. Emer, Performance of the VAX-11/780 translation buffer: simulation and measurement, ACM Transactions on Computer Systems (TOCS), v.3 n.1, p.31-62, Feb. 1985 [doi>10.1145/214451.214455]
• 8: S. P. E. Corporation. http://www.spec.org.
• 9: David E. Culler , Anoop Gupta , Jaswinder Pal Singh, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1997
• 10: Cort Dougan , Paul Mackerras , Victor Yodaiken, Optimizing the idle task and other MMU tricks, Proceedings of the third symposium on Operating systems design and implementation, p.229-237, February 1999, New Orleans, Louisiana, United States
• 11: Zhen Fang , Lixin Zhang , John Carter , Sally McKee , Wilson Hsieh, Online superpage promotion revisited (poster session), Proceedings of the 2000 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, p.114-115, June 18-21, 2000, Santa Clara, California, United States
• 12: Zhen Fang , Lixin Zhang , John B. Carter , Wilson C. Hsieh , Sally A. McKee, Reevaluating Online Superpage Promotion with Hardware Support, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.63, January 20-24, 2001
• 13: John L. Henning, SPEC CPU2000: Measuring CPU Performance in the New Millennium, Computer, v.33 n.7, p.28-35, July 2000 [doi>10.1109/2.869367]
• 14: Jerry Huck , Jim Hays, Architectural support for translation table management in large address space machines, Proceedings of the 20th annual international symposium on Computer architecture, p.39-50, May 16-19, 1993, San Diego, California, United States
• 15: Bruce Jacob , Trevor Mudge, Virtual Memory in Contemporary Microprocessors, IEEE Micro, v.18 n.4, p.60-75, July 1998 [doi>10.1109/40.710872]
• 16: Bruce L. Jacob , Trevor N. Mudge, A look at several memory management units, TLB-refill mechanisms, and page table organizations, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.295-306, October 02-07, 1998, San Jose, California, United States
• 17: Lizy Kurian John , Ann Marie Maynard, Workload Characterization for Computer System Design, Kluwer Academic Publishers, Norwell, MA, 2000
• 18: Doug Joseph , Dirk Grunwald, Prefetching Using Markov Predictors, IEEE Transactions on Computers, v.48 n.2, p.121-133, February 1999 [doi>10.1109/12.752653]
• 19: G. B. Kandiraju and A. Sivasubramaniam. Characterizing the d-TLB behavior of the SPEC CPU2000 Benchmarks. Technical Report CSE-01-023, Dept. of Comp. Sci. & Eng., Penn State Univ., August, 2001.
• 20: Gokul B. Kandiraju , Anand Sivasubramaniam, Going the distance for TLB prefetching: an application-driven study, Proceedings of the 29th annual international symposium on Computer architecture, p.195, May 25-29, 2002, Anchorage, Alaska
• 21: Wi-fen Lin, Reducing DRAM Latencies with an Integrated Memory Hierarchy Design, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.301, January 20-24, 2001
• 22: G. McFarland. "CMOS Technology Scaling and Its Impact on Cache Delay". PhD thesis, Computer Science Department, Stanford University, 1997.
• 23: David Nagle , Richard Uhlig , Tim Stanley , Stuart Sechrest , Trevor Mudge , Richard Brown, Design tradeoffs for software-managed TLBs, Proceedings of the 20th annual international symposium on Computer architecture, p.27-38, May 16-19, 1993, San Diego, California, United States
• 24: A. K. Osowski, J. Flynn, N. Meares, and D. J. Lilja. Adapting the SPEC2000 Benchmark Suite for Simulation-based Computer Architecture Research. Kluwer-Academic Publishers, 2000. (papers from Workshop on Workload Characterization).
• 25: Jang Suk Park , Gwang Seon Ahn, A software-controlled prefetching mechanism for software-managed TLBs, Microprocessing and Microprogramming, v.41 n.2, p.121-136, May 1995 [doi>10.1016/0165-6074(95)00003-7]
• 26: Matthew Postiff , David Greene , Steven Raasch , Trevor Mudge, Integrating superscalar processor components to implement register caching, Proceedings of the 15th international conference on Supercomputing, p.348-357, June 2001, Sorrento, Italy [doi>10.1145/377792.377859]
• 27: Mendel Rosenblum , Edouard Bugnion , Scott Devine , Stephen A. Herrod, Using the SimOS machine simulator to study complex computer systems, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.7 n.1, p.78-103, Jan. 1997 [doi>10.1145/244804.244807]
• 28: Ashley Saulsbury , Fredrik Dahlgren , Per Stenström, Recency-based TLB preloading, Proceedings of the 27th annual international symposium on Computer architecture, p.117-127, June 2000, Vancouver, British Columbia, Canada
• 29: Rabin A. Sugumar , Santosh G. Abraham, Efficient simulation of caches under optimal replacement with applications to miss characterization, Proceedings of the 1993 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.24-35, May 10-14, 1993, Santa Clara, California, United States
• 30: Mark Swanson , Leigh Stoller , John Carter, Increasing TLB reach using superpages backed by shadow memory, Proceedings of the 25th annual international symposium on Computer architecture, p.204-213, June 27-July 02, 1998, Barcelona, Spain
• 31: Madhusudhan Talluri , Mark D. Hill, Use of superpages and subblocking in the address translation hierarchy, 1995
• 32: Madhusudhan Talluri , Mark D. Hill, Surpassing the TLB performance of superpages with less operating system support, Proceedings of the sixth international conference on Architectural support for programming languages and operating systems, p.171-182, October 05-07, 1994, San Jose, California, United States