ACM Home Page
Please provide us with feedback. Feedback
LIRS: an efficient low inter-reference recency set replacement policy to improve buffer cache performance
Full text PdfPdf (290 KB)
Source Joint International Conference on Measurement and Modeling of Computer Systems archive
Proceedings of the 2002 ACM SIGMETRICS international conference on Measurement and modeling of computer systems table of contents
Marina Del Rey, California
SESSION: Scheduling & I/O table of contents
Pages: 31 - 42  
Year of Publication: 2002
ISBN:1-58113-531-9
Also published in ...
Authors
Song Jiang  College of William and Mary, Williamsburg, VA
Xiaodong Zhang  College of William and Mary, Williamsburg, VA
Sponsor
SIGMETRICS: ACM Special Interest Group on Measurement and Evaluation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 20,   Downloads (12 Months): 131,   Citation Count: 40
Additional Information:

abstract   references   cited by   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/511334.511340
What is a DOI?

ABSTRACT

Although LRU replacement policy has been commonly used in the buffer cache management, it is well known for its inability to cope with access patterns with weak locality. Previous work, such as LRU-K and 2Q, attempts to enhance LRU capacity by making use of additional history information of previous block references other than only the recency information used in LRU. These algorithms greatly increase complexity and/or can not consistently provide performance improvement. Many recently proposed policies, such as UBM and SEQ, improve replacement performance by exploiting access regularities in references. They only address LRU problems on certain specific and well-defined cases such as access patterns like sequences and loops. Motivated by the limits of previous studies, we propose an efficient buffer cache replacement policy, called Low Inter-reference Recency Set (LIRS). LIRS effectively addresses the limits of LRU by using recency to evaluate Inter-Reference Recency (IRR) for making a replacement decision. This is in contrast to what LRU does: directly using recency to predict next reference timing. At the same time, LIRS almost retains the same simple assumption of LRU to predict future access behavior of blocks. Our objectives are to effectively address the limits of LRU for a general purpose, to retain the low overhead merit of LRU, and to outperform those replacement policies relying on the access regularity detections. Conducting simulations with a variety of traces and a wide range of cache sizes, we show that LIRS significantly outperforms LRU, and outperforms other existing replacement algorithms in most cases. Furthermore, we show that the additional cost for implementing LIRS is trivial in comparison with LRU.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
 
2
 
3
P. Cao, E. W. Felten and K. Li, "Application-Controlled File Caching Policies", Proceedings of the USENIX Summer 1994 Technical Conference, 1994, pp. 171-182.
4
 
5
J. Choi, S. H. Noh, S. L. Min, Y. Cho, "An Implementation Study of a Detection-Based Adaptive Block Replacement Scheme", Proceedings of the 1999 Annual USENIX Technical Conference, 1999, pp. 239-252.
6
7
8
9
 
10
 
11
J. M. Kim, J. Choi, J. Kim, S. H. Noh, S. L. Min, Y. Cho, and C. S. Kim "A Low-Overhead, High-Performance Unified Buffer Management Scheme that Exploits Sequential and Looping References", Proceedings of the 4th USENIX Symposium on Operating System Design and Implementation, October 2000, pp. 119-134.
12
13
14
15
16
17
18
 
19
J. R. Spirn, "Distance String Models for Program Behavior", IEEE Computer, Vol. 9, 1976, pp.14-20.

CITED BY  40
Collaborative Colleagues:
Song Jiang: colleagues
Xiaodong Zhang: colleagues