ACM Home Page
Please provide us with feedback. Feedback
HIP: hybrid interrupt-polling for the network interface
Full text PdfPdf (989 KB)
Source ACM SIGOPS Operating Systems Review archive
Volume 35 ,  Issue 4  (October 2001) table of contents
Pages: 50 - 60  
Year of Publication: 2001
ISSN:0163-5980
Authors
Constantinos Dovrolis  University of Delaware
Brad Thayer  University of Wisconsin
Parameswaran Ramanathan  University of Wisconsin
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 2,   Downloads (12 Months): 18,   Citation Count: 7
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/506084.506089
What is a DOI?

ABSTRACT

The standard way to notify the processor of a network event, such as the arrival or transmission of a packet, is through interrupts. Interrupts are more effective than polling, in terms of the per packet send/receive latency. Interrupts, however, incur a high overhead both during and after the interrupt handling, because modern superscalar processors use long pipelines, out-of-order and speculative execution, and multi-level memory systems, all of which tend to increase the interrupt overhead in terms of clock cycles. In this paper, we attempt to reduce the network interface overhead by introducing a hybrid scheme (HIP) that uses interrupts under low network load conditions and polling otherwise. Even though such hybrid schemes have been proposed in the past, the polling period in HIP is adjusted dynamically based on the rate of the arriving packet stream. In this way, the increase in the per packet latency, which occurs with polling, is quite low. This is quantified with trace-driven simulations, which also show that the per packet overhead with HIP is significantly reduced compared to the conventional interrupt-based mechanism. HIP would be beneficial for high bandwidth network interfacing in servers with a heavy WWW or streaming media workload.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
D. Banks and M. Prudence, "A high-performance network architecture for a PA-RISC workstation," IEEE Journal on Selected Areas in Communications, vol. 11, pp. 191-202, Feb. 1993.
 
2
C. B. S. Traw and J. M. Smith, "Hardware-software organization of a high-performance ATM host interface," IEEE Journal on Selected Areas in Communications, vol. 11, pp. 240-253, Feb. 1993.
 
3
B. Davie, "The architecture and implementation of a high-speed host interface," IEEE Journal on Selected Areas in Communications, vol. 11, pp. 228-239, Feb. 1993.
 
4
K. K. Ramakrishnan, "Performance considerations in designing network interfaces," IEEE Journal on Selected Areas in Communications, vol. 11, pp. 203-219, Feb. 1993.
5
 
6
S. S. Mukherjee and M. D. Hill, "A survey of user-level network interfaces for system area networks," Tech. Rep. TR 1340, Computer Sciences Department, University of Wisconsin- Madison, Feb. 1997.
 
7
H. Schulzrinne, S. Casner, R. Frederick, and V. Jacobson, RTP: A Transport Protocol for Real-Time Applications, Jan. 1996. RFC 1889.
 
8
 
9
10
11
12
13
 
14
J. D. Chung, C. B. S. Traw, and J. M. Smith, "Event-signaling within higher performance network subsystems," in Proceedings, High Performance Communications Subsystems, pp. 220-225, Aug. 1995.
 
15
J. M. Smith and C. B. S. Traw, "Operating systems support for end-to-end Gbps networking," IEEE Network, vol. 7, pp. 44-52, Feb. 1993.
16

CITED BY  7

Collaborative Colleagues:
Constantinos Dovrolis: colleagues
Brad Thayer: colleagues
Parameswaran Ramanathan: colleagues