Integrated floorplanning with buffer/channel insertion for bus-based microprocessor designs

ABSTRACT

A new approach to the interconnect-driven floorplanning problem that integrates bus planning with floorplanning is presented. The integrated floorplanner is intended for bus-based designs. Each bus consists of a large number of wires. The floorplanner ensures routability by generating the exact location and shape of interconnects (above and between the circuit blocks) and optimizes the timing. Experiments with MCNC benchmarks clearly show the superiority of integrated floorplanning over the classical floorplan-analyze-and-then-re-floorplan approach. Our floorplans are routable, meet all timing constraints, and are on average 12-13% smaller in area as compared to the traditional floorplanning algorithms.

REFERENCES

• 1: Hung-Ming Chen , Hai Zhou , F. Y. YOung , D. F. Wong , Hannah H. Yang , Naveed Sherwani, Integrated floorplanning and interconnect planning, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.354-357, November 07-11, 1999, San Jose, California, United States
• 2: Temo Chen , Michael K. H. Fan, On convex formulation of the floorplan area minimization problem, Proceedings of the 1998 international symposium on Physical design, p.124-128, April 06-08, 1998, Monterey, California, United States [doi>10.1145/274535.274553]
• 3: T. S. Moh, T.S. Chang, and S. L. Hakimi, "Globally Optimal Floorplanning for a Layout Problem", IEEE Transactions on Circuits and Systems: Fundamental Theory and Applications, Vol. 43, pp. 713--720, Sep 1996.
• 4: Hiroshi Murata , Kunihiro Fujiyoshi , Shigetoshi Nakatake , Yoji Kajitani, Rectangle-packing-based module placement, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.472-479, November 05-09, 1995, San Jose, California, United States
• 5: Shigetoshi Nakatake , Keishi Sakanushi , Yoji Kajitani , Masahiro Kawakita, The channeled-BSG: a universal floorplan for simultaneous place/route with IC applications, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.418-425, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.289064]
• 6: R. H. J. M. Otten, "Efficient Floorplan Optimization," IEEE International Conference on CAD, pp. 499--502, 1983.
• 7: Naveed A. Sherwani, Algorithms for VLSI Physcial Design Automation, Kluwer Academic Publishers, Norwell, MA, 1998
• 8: P. Pan , C. L. Liu, Area minimization for general floorplans, 1992 IEEE/ACM international conference proceedings on Computer-aided design, p.606-609, December 1992, Santa Clara, California, United States
• 9: P. Pan , C. L. Liu, Area minimization for general floorplans, 1992 IEEE/ACM international conference proceedings on Computer-aided design, p.606-609, December 1992, Santa Clara, California, United States
• 10: D. F. Wong , C. L. Liu, A new algorithm for floorplan design, Proceedings of the 23rd ACM/IEEE conference on Design automation, p.101-107, July 1986, Las Vegas, Nevada, United States
• 11: Pei-Ning Guo , Chung-Kuan Cheng , Takeshi Yoshimura, An O-tree representation of non-slicing floorplan and its applications, Proceedings of the 36th ACM/IEEE conference on Design automation, p.268-273, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309928]
• 12: M. Chrzanowska-Jeske, G. Greenwood, B. Wang, "Combing Evolution Strategies with Lagrangian Relaxation for Constructing Non-slicing VLSI Floorplans with Soft Modules," Congress on Evolutionary Computing, 2002.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Placement and routing

Additional Classification:
  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING
      Subjects: Computer-aided design (CAD)

General Terms:
Algorithms, Performance

Keywords:
floorplanning, interconnect estimation, routability