Early probabilistic noise estimation for capacitively coupled interconnects

ABSTRACT

One of the critical challenges in today's high performance IC design is to take noise into account as early as possible in the design cycle. Current noise analysis tools [1, 7} are effective at analyzing and identifying noise in the post-route design stage when detailed parasitic information is available. However, noise problems identified at this stage of design cycle are very difficult to fix due to the limited flexibility in the design and may cause additional iterations of routing and placement, adding costly delays to time-to-market. In this paper, we introduce an estimated, congestion-based pre-route noise analysis approach to identify post-route noise failures before the actual detailed route is completed. We introduce new methods to estimate the RC characteristics of victim and aggressor lines, their coupling capacitances and the aggressor transition times before routing is performed. The approach is based on congestion information obtained from a global router. Since the exact location and relative position of wires in the design is not yet available at this point, we propose a novel probabilistic method for capacitance extraction. We present results on two high performance microprocessors in 0.18&mgr; technology that demonstate the effectiveness of the proposed approac.

REFERENCES

• 1: Rafi Levy , David Blaauw , Gabi Braca , Aurobindo Dasgupta , Amir Grinshpon , Chanlee Oh , Boaz Orshav , Supamas Sirichotiyakul , Vladimir Zolotov, ClariNet: a noise analysis tool for deep submicron design, Proceedings of the 37th conference on Design automation, p.233-238, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337400]
• 2: S. I. Association. The international technology roadmap for semiconductors, 1999.
• 3: D. Blaauw, A. Devgan, and A. Dharchoudhury. Signal integrity in high performance design. Tutorial at ICCAD, 1999.
• 4: Jason Cong , David Zhigang Pan , Prasanna V. Srinivas, Improved crosstalk modeling for noise constrained interconnect optimization, Proceedings of the 2001 conference on Asia South Pacific design automation, p.373-378, January 2001, Yokohama, Japan [doi>10.1145/370155.370414]
• 5: M. Kuhlmann and S. S. Sapatnekar. Exact and efficient crosstalk estimation. IEEE Transactions on Computer Aided Design, 20(7):858-866, July 2001.
• 6: A. Odabasioglu, M. Celik, and L. T. Pileggi. PRIMA: Passive reduced-order interconnect macromodelling algorithm. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 17(8):645-653, August 1998.
• 7: Kenneth L. Shepard , Vinod Narayanan, Noise in deep submicron digital design, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.524-531, November 10-14, 1996, San Jose, California, United States
• 8: Supamas Sirichotiyakul , David Blaauw , Chanhee Oh , Rafi Levy , Vladimir Zolotov , Jingyan Zuo, Driver modeling and alignment for worst-case delay noise, Proceedings of the 38th conference on Design automation, p.720-725, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379054]
• 9: A. Vittal and M. Marek-Sadowska. Crosstalk reduction for VLSI. IEEE Transactions on Computer Aided Design, 16:290-298, March 1997.
• 10: Hai Zhou , D. F. Wong, Global routing with crosstalk constraints, Proceedings of the 35th annual conference on Design automation, p.374-377, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277147]

INDEX TERMS

Primary Classification:
  I. Computing Methodologies
  I.6 SIMULATION AND MODELING

Additional Classification:
  G. Mathematics of Computing
  G.3 PROBABILITY AND STATISTICS
      Subjects: Probabilistic algorithms (including Monte Carlo)

  I. Computing Methodologies
  I.6 SIMULATION AND MODELING
      I.6.5 Model Development

General Terms:
Algorithms

Keywords:
congestion, early noise analysis, global routing