ACM Home Page
Please provide us with feedback. Feedback
The X architecture: not your father's diagonal wiring
Full text PdfPdf (1.12 MB)
Source International Workshop on System-Level Interconnect Prediction archive
Proceedings of the 2002 international workshop on System-level interconnect prediction table of contents
San Diego, California, USA
SESSION: The X Architecture: Not your father's diagonal wiring table of contents
Pages: 33 - 37  
Year of Publication: 2002
ISBN:1-58113-481-9
Author
Steven L. Teig  Simplex Solutions, Inc., Sunnyvale, CA
Sponsor
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 4,   Downloads (12 Months): 30,   Citation Count: 23
Additional Information:

abstract   references   cited by   index terms   review   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/505348.505355
What is a DOI?

ABSTRACT

The X Architecture is an integrated-circuit wiring architecture based on the pervasive use of diagonal wires. Compared with the traditional, currently ubiquitous, Manhattan architecture, the X Architecture demonstrates a wire length reduction of more than 20% and a via reduction of more 30%. Because of the rapidly increasing percentage of delay due to interconnect and the manufacturing challenges due to vias in the nanometer realm, these length and via reductions result simultaneously in a chip performance improvement of 10%, a power reduction of 20%, and a die cost reduction of 30%. Furthermore, the reduction in both wire length and parallel runs on different layers often both reduces die size and improves signal integrity. Remarkably, on virtually every important measure of chip quality, the X Architecture is superior to the Manhattan architecture.While diagonal wiring has been discussed for years, and short diagonal jogs have even been used for years, pervasive diagonal wiring has not been used on an IC before 2002 (to our knowledge). The fundamental reasons for this are not manufacturing limitations, as might be suspected, but EDA limitations, and the changes required to take full advantage of the X Architecture are significant and numerous. In particular, routing must be not only octilinear, but also gridless and non-preferred direction. In addition, significant changes are required at least in floorplanning, placement, global routing, extraction, power routing, clock routing, wire length estimation (e.g., in synthesis), database, graphics, and even data interchange formats. The folklore that 45-degree wiring might not be worth the trouble because it can provide only a 10% reduction in wire length is rooted in the incorrect assumptions that (a) only the router must change, (b) the router must resemble contemporary, preferred-direction, net-at-a-time maze routers, and (c) that wire length is the only major contributor to interconnect delay.In this short paper, we present some of the challenges and opportunities afforded by the X Architecture and show some early results that demonstrate the promise of pervasive, diagonal wiring, reflecting our belief that five years from now, virtually all, high-performance, integrated circuits will use the X Architecture.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
International Technology Roadmap for Semiconductors, 2001 Edition - Interconnect http://public.itrs.net/Files/2001ITRS/Interconnect.pdf
 
2
 
3
 
4
SDA Systems Edge product, c. 1986
 
5
E. Lodi, "Routing multiterminal nets in a diagonal model," Proceedings of the 1988 Conference on Information Sciences and Systems, Dept. of EE, Princeton University, pp. 899-902
 
6
N. Kuwahara et al., "A routing system for highperformance computer systems," Proc. ICCAD '86, pp. 250-253, 1986
7
 
8
C. Chiang and M. Sarrafzadeh, "Wirability of Knock-knee Layouts with 45-degree Wires," IEEE Transactions on Circuits & Systems, Vol. 38, No. 6, June 1991, pp. 613-624.
 
9
M. Igarashi, Toshiba Corp., personal communication.
 
10
 
11
U.S. Patent 4,673,966.

CITED BY  23


REVIEW

"Ion I Mandoiu : Reviewer"

Diagonal interconnect used to be common at the beginning of the integrated circuit era, when circuit layout was done at the drawing board. Diagonal wires disappeared almost completely in the early eighties, when for the sake of efficiency, emergin  more...