Dynamic power consumption in Virtex™-II FPGA family

ABSTRACT

This paper analyzes the dynamic power consumption in the fabric of Field Programmable Gate Arrays (FPGAs) by taking advantage of both simulation and measurement. Our target device is Xilinx Virtex™-II family, which contains the most recent and largest programmable fabric. We identify important resources in the FPGA architecture and obtain their utilization, using a large set of real designs. Then, using a number of representative case studies we calculate the switching activity corresponding to each resource. Finally, we combine effective capacitance of each resource with its utilization and switching activity to estimate its share of power consumption. According to our results, the power dissipation share of routing, logic and clocking resources are 60%, 16%, and 14%, respectively. Also, we concluded that dynamic power dissipation of a Virtex-II CLB is 5.9&mgr;W per MHz for typical designs, but it may vary significantly depending on the switching activity.

REFERENCES

• 1: Dennis Sylvester , Himanshu Kaul, Future performance challenges in nanometer design, Proceedings of the 38th conference on Design automation, p.3-8, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378245]
• 2: Eric Kusse , Jan Rabaey, Low-energy embedded FPGA structures, Proceedings of the 1998 international symposium on Low power electronics and design, p.155-160, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280873]
• 3: A. Gracia, "Power consumption and optimization in field programmable gate arrays," Ph.D. thesis, Departement Communications et ~lectronique, Ecole Nationale Superieure des Telecommunications, 2000.
• 4: Timothy Osmulski , Jeffrey T. Muehring , Brian Veale , Jack M. West , Hongping Li , Sirirut Vanichayobon , Seok-Hyun Ko , John K. Antonio , Sudarshan K. Dhall, A Probabilistic Power Prediction Tool for the Xilinx 4000-Series FPGA, Proceedings of the 15 IPDPS 2000 Workshops on Parallel and Distributed Processing, p.776-783, May 01-05, 2000
• 5: Xilinx Inc., "Virtex-II Platform FPGA Handbook," 2000.
• 6: Gary K. Yeap, Practical low power digital VLSI design, Kluwer Academic Publishers, Norwell, MA, 1998
• 7: S. Gupta and F. N. Najm, "Analytical models for RTL power estimation of combinational and sequential circuits," IEEE Trans. on Computer-Aided Design, vol. 19, no. 7, pp. 808- 814, July 2000.
• 8: Amelia Shen , Abhijit Ghosh , Srinivas Devadas , Kurt Keutzer, On average power dissipation and random pattern testability of CMOS combinational logic networks, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.402-407, November 1992, Santa Clara, California, United States