FPGA test time reduction through a novel interconnect testing scheme

ABSTRACT

As device densities increase, testing cost is becoming a larger portion of the overall FPGA manufacturing cost. We present an approach to speed up testing FPGA interconnect by reconfiguring it during the test. Simple additions are made to create feedback shift register structures, which considerably reduce the number of test configurations for the switching matrix interconnect. This new testing architecture reduces switching matrix test time by 66% and the diagnosis time by 72%. The additions are transparent to the users both in terms of speed and functionality.

REFERENCES

• 1: Wu-Tung Cheng, Current status and future trend on CAD tools for VLSI testing, Proceedings of the 9th Asian Test Symposium, p.10, December 04-06, 2000
• 2: Fran Hanchek , Shantanu Dutt, Methodologies for Tolerating Cell and Interconnect Faults in FPGAs, IEEE Transactions on Computers, v.47 n.1, p.15-33, January 1998 [doi>10.1109/12.656073]
• 3: S. -J. Wang , C. -N. Huang, Testing and Diagnosis of Interconnect Structures in FPGAs, Proceedings of the 7th Asian Test Symposium, p.283, December 02-04, 1998
• 4: H.-J. Lee, and M.J. Flynn. High-speed interconnect schemes for a pipelined FPGA. IEEE Proceedings of Computers and Digital Techniques, Volume: 147 Issue: 3, May 2000. Page(s): 195-202
• 5: Guy Lemieux , Paul Leventis , David Lewis, Generating highly-routable sparse crossbars for PLDs, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.155-164, February 10-11, 2000, Monterey, California, United States [doi>10.1145/329166.329199]
• 6: Weiming Guo , A. Yavuz Oruç, Regular Sparse Crossbar Concentrators, IEEE Transactions on Computers, v.47 n.3, p.363-368, March 1998 [doi>10.1109/12.660174]
• 7: Ian Harris , Russell Tessier, Diagnosis of interconnect faults in cluster-based FPGA architectures, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 8: Xiaoling Sun , Jian Xu , Ben Chan , Pieter Trouborst, NOVEL TECHNIQUE FOR BUILT-IN SELF-TEST OF FPGA INTERCONNECTS, Proceedings of the 2000 IEEE International Test Conference, p.795, October 03-05, 2000
• 9: Michel Renovell , Jean Michel Portal , Joan Figueras , Yervant Zorian, Testing the Interconnect of RAM-Based FPGAs, IEEE Design & Test, v.15 n.1, p.45-50, January 1998 [doi>10.1109/54.655182]
• 10: Hiroyuki Michinishi , Tokumi Yokohira , Takuji Okamoto , Tomoo Inoue , Hideo Fujiwara, A Test Methodology for Interconnect Structures of LUT-based FPGAs, Proceedings of the 5th Asian Test Symposium, p.68, November 20-22, 1996
• 11: Alfred J. Menezes , Scott A. Vanstone , Paul C. Van Oorschot, Handbook of Applied Cryptography, CRC Press, Inc., Boca Raton, FL, 1996
• 12: Sybille Hellebrand , Janusz Rajski , Steffen Tarnick , Srikanth Venkataraman , Bernard Courtois, Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers, IEEE Transactions on Computers, v.44 n.2, p.223-233, February 1995 [doi>10.1109/12.364534]
• 13: Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
• 14: Xilinx, Inc. The Programmable Logic Data Book 2000.
• 15: Y. Yu, J. Xu, W.K. Huang, and F. Lombardi. Diagnosing single faults for interconnects in SRAM based FPGAs. Proceedings of the Asia and South Pacific Design Automation Conference, 1999. Page(s): 283 -286 vol.1
• 16: C.-F. Wu, and C.-W. Wu. Testing interconnects of dynamic reconfigurable FPGAs. Proceedings of the Asia and South Pacific Design Automation Conference, 1999. Page(s): 279 -282 vol.1
• 17: Yervant Zorian, Emerging Trends in VLSI Test and Diagnosis, Proceedings of the IEEE Computer Society Annual Workshop on VLSI (WVLSI'00), p.21, April 27-28, 2000
• 18: Charles E. Stroud , Sajitha Wijesuriya , Carter Hamilton , Miron Abramovici, Built-in self-test of FPGA interconnect, Proceedings of the 1998 IEEE International Test Conference, p.404-411, October 18-22, 1998
• 19: E.M. Sentovich, K.J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P.R. Stephan, R.K. Brayton and A.L. Sangiovanni-Vincentelli. SIS: A System for Sequential Circuit Synthesis. Univ. of California at Berkeley, Memorandum No. UCB/ERL M92/41, Electronics Research Laboratory, College of Engineering, Univ. of California, Berkeley, CA 94720, May 1992.
• 20: Ian G. Harris , Russell Tessier, Interconnect testing in cluster-based FPGA architectures, Proceedings of the 37th conference on Design automation, p.49-54, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337310]