Timing verification of dynamically reconfigurable logic for the xilinx virtex FPGA series

ABSTRACT

This paper reports on a method for extending existing VHDL design and verification software available for the Xilinx Virtex series of FPGAs. It allows the designer to apply standard hardware design and verification tools to the design of dynamically reconfigurable logic (DRL). The technique involves the conversion of a dynamic design into multiple static designs, suitable for input to standard synthesis and APR tools. For timing and functional verification after APR, the sections of the design can then be recombined into a single dynamic system. The technique has been automated by extending an existing DRL design tool named DCSTech, which is part of the Dynamic Circuit Switching (DCS) CAD framework. The principles behind the tools are generic and should be readily extensible to other architectures and CAD toolsets. Implementation of the dynamic system involves the production of partial configuration bitstreams to load sections of circuitry. The process of creating such bitstreams, the final stage of our design flow, is summarized.

REFERENCES

• 1: David Robinson , Patrick Lysaght, Verification of Dynamically Reconfigurable Logic, Proceedings of the The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications, p.141-150, August 27-30, 2000
• 2: D. Robinson and P. Lysaght, "Methods of Exploiting Simulation Technology for Simulating the Timing of Dynamically Reconfigurable Logic", IEE Proceedings- Computers and Digital Techniques 147: (3) 175-180 May 2000.
• 3: Yanbing Li , Tim Callahan , Ervan Darnell , Randolph Harr , Uday Kurkure , Jon Stockwood, Hardware-software co-design of embedded reconfigurable architectures, Proceedings of the 37th conference on Design automation, p.507-512, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337559]
• 4: Timothy J. Callahan , John R. Hauser , John Wawrzynek, The Garp Architecture and C Compiler, Computer, v.33 n.4, p.62-69, April 2000 [doi>10.1109/2.839323]
• 5: P. Bellows , B. Hutchings, JHDL - An HDL for Reconfigurable Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.175, April 15-17, 1998
• 6: Michael J. Wirthlin , Brad Hutchings , Carl Worth, Synthesizing RTL Hardware from Java Byte Codes, Proceedings of the 11th International Conference on Field-Programmable Logic and Applications, p.123-132, August 27-29, 2001
• 7: W. Luk , N. Shirazi , P. Y. K. Cheung, Compilation tools for run-time reconfigurable designs, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.56, April 16-18, 1997
• 8: Milan Vasilko, DYNASTY: A Temporal Floorplanning Based CAD Framework for Dynamically Reconfigurable Logic Systems, Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications, p.124-133, August 30-September 01, 1999
• 9: J. Hogg, S. Singh and M. Sheeran, "New HDL Research Challenges posed by Dynamically Reprogrammable Hardware", The Third Asia Pacific Conference on Hardware Description Languages, Bangalore, India, January 1996.
• 10: Wayne Luk , Steve McKeever, Pebble: A Language for Parametrised and Reconfigurable Hardware Design, Proceedings of the 8th International Workshop on Field-Programmable Logic and Applications, From FPGAs to Computing Paradigm, p.9-18, August 31-September 03, 1998
• 11: Satnam Singh , Phil James-Roxby, Lava and JBits: From HDL to Bitstream in Seconds, Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.91-100, April 29-May 02, 2001 [doi>10.1109/FCCM.2001.28]
• 12: David Robinson , Patrick Lysaght, Modelling and Synthesis of Configuration Controllers for Dynamically Reconfigurable Logic Systems Using the DCS CAD Framework, Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications, p.41-50, August 30-September 01, 1999
• 13: G. Brebner, "CHASTE: a Hardware/Software Co-design Testbed for the Xilinx XC6200", Reconfigurable Architectures Workshop, Geneva, Switzerland, April 1997.
• 14: S. Guccione, D. Levi and P. Sundararajan, "JBits: Java based interface for reconfigurable computing", Military and Aerospace Applications of Programmable Devices and Technologies Conference, 1999.
• 15: Scott McMillan , Steve Guccione, Partial Run-Time Reconfiguration Using JRTR, Proceedings of the The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications, p.352-360, August 27-30, 2000
• 16: Xilinx Inc., "Xilinx Alliance 3.1i Modular Design", version 1.2, April 20, 2001.
• 17: Xilinx Inc., "Virtex Series Configuration Architecture User Guide", version 1.5, Sept. 27, 2000.
• 18: Eric Keller, JRoute: A Run-Time Routing API for FPGA Hardware, Proceedings of the 15 IPDPS 2000 Workshops on Parallel and Distributed Processing, p.874-881, May 01-05, 2000

INDEX TERMS

Keywords:
FPGA, dynamic reconfiguration, run-time reconfiguration, verification