Interconnect enhancements for a high-speed PLD architecture

ABSTRACT

As programmable logic grows more viable for implementing full design systems, performance has become a primary issue for programmable logic device architectures. This paper presents the high-level design of Dali, a PLD architecture specifically aimed at performance-driven applications. We will present significant portions of the background research that contributed to our architectural decisions, an overview of the core routing architecture and benchmarking experiments used to evaluate the prototype device.

REFERENCES

• 1: Elias Ahmed , Jonathan Rose, The effect of LUT and cluster size on deep-submicron FPGA performance and density, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.3-12, February 10-11, 2000, Monterey, California, United States [doi>10.1145/329166.329171]
• 2: Altera Corp. http://www.altera.com.
• 3: V. Betz and J. Rose, "Circuit Design, Transistor Sizing and Wire Layout of FPGA Interconnect", in Proc. IEEE Custom Integrated Circuits Conference (CICC), 1999.
• 4: K. Chung , J. Rose, TEMPT: technology mapping for the exploration of FPGA architectures with hard-wired connections, Proceedings of the 29th ACM/IEEE conference on Design automation, p.361-367, June 08-12, 1992, Anaheim, California, United States
• 5: Jason Cong , Yean-Yow Hwang, Boolean matching for complex PLBs in LUT-based FPGAs with application to architecture evaluation, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.27-34, February 22-25, 1998, Monterey, California, United States [doi>10.1145/275107.275116]
• 6: Scott Hauck , Matthew M. Hosler , Thomas W. Fry, High-performance carry chains for FPGAs, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.223-233, February 22-25, 1998, Monterey, California, United States [doi>10.1145/275107.275142]
• 7: Frank Heile , Andrew Leaver, Hybrid product term and LUT based architectures using embedded memory blocks, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.13-16, February 21-23, 1999, Monterey, California, United States [doi>10.1145/296399.296415]
• 8: Frank Heile , Andrew Leaver , Kerry Veenstra, Programmable memory blocks supporting content-addressable memory, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.13-21, February 10-11, 2000, Monterey, California, United States [doi>10.1145/329166.329173]
• 9: W-J. Huang, M. Hutton, V. Maruri, T. Ngai, R. Patel, B. Pedersen, J. Schleicher and S. Shumarayev, "PLD Routing Architecture with Both Fast and Regular Routing Resources", US Patent Application Pending.
• 10: Michael Hutton, Interconnect prediction for programmable logic devices, Proceedings of the 2001 international workshop on System-level interconnect prediction, p.125-131, March 31-April 01, 2001, Sonoma, California, United States [doi>10.1145/368640.368816]
• 11: Michael Hutton , Khosrow Adibsamii , Andrew Leaver, Timing-driven placement for hierarchical programmable logic devices, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, p.3-11, February 2001, Monterey, California, United States [doi>10.1145/360276.360286]
• 12: Sinan Kaptanoglu , Greg Bakker , Arun Kundu , Ivan Corneillet , Ben Ting, A new high density and very low cost reprogrammable FPGA architecture, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.3-12, February 21-23, 1999, Monterey, California, United States [doi>10.1145/296399.296405]
• 13: Alexander (Sandy) Marquardt , Vaughn Betz , Jonathan Rose, Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.37-46, February 21-23, 1999, Monterey, California, United States [doi>10.1145/296399.296426]
• 14: T. Ngai, B. Pedersen, S. Shumarayev, J. Schleicher, W-J. Huang, M. Hutton, V. Maruri, R. Patel, P. Kazarian, A. Leaver, D. Mendel and J. Park. "Interconnection and Input/Output Resources for Programmable Logic Integrated Circuit Devices", US Patent Applicatoin Pending.
• 15: Emil S. Ochotta , Patrick J. Crotty , Charles R. Erickson , Chih-Tsung Huang , Rajeev Jayaraman , Richard C. Li , Joseph D. Linoff , Luan Ngo , Hy V. Nguyen , Kerry M. Pierce , Douglas P. Wieland , Jennifer Zhuang , Scott S. Nance, A novel predictable segmented FPGA routing architecture, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.3-11, February 22-25, 1998, Monterey, California, United States [doi>10.1145/275107.275111]
• 16: J. Park, B. Pedersen and W-J. Huang, "Carry-lookahead", US Patent Application Pending.
• 17: B. Pedersen and J. Park, "Dedicated Multiplier", US Patent Application Pending.
• 18: J. Rose, R.J. Francis, D. Lewis and P. Chow. "Architecture of Field-Programmable Gate Arrays: The Effect of Logic Block Functionality on Area Efficiency," In. IEEE J. Solid-State Circuits, 1990.
• 19: J. Schleicher and M. Hutton. "Fast Cascade". US Patent Application Pending.
• 20: Steve Trimberger , Khue Duong , Bob Conn, Architecture issues and solutions for a high-capacity FPGA, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.3-9, February 09-11, 1997, Monterey, California, United States [doi>10.1145/258305.258306]
• 21: Kerry Veenstra , Bruce Pedersen , Jay Schleicher , Chiakang Sung, Optimizations for a highly cost-efficient programmable logic architecture, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.20-24, February 22-25, 1998, Monterey, California, United States [doi>10.1145/275107.275115]
• 22: Xilinx Corp. http://www.xilinx.com.

INDEX TERMS

Keywords:
FPGA, architecture, interconnect, programmable logic