ACM Home Page
Please provide us with feedback. Feedback
The very portable optimizer for digital signal processors
Full text PdfPdf (221 KB)
Source International Conference on Compilers, Architecture and Synthesis for Embedded Systems archive
Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems table of contents
Atlanta, Georgia, USA
Session: Compilers and Optimization table of contents
Pages: 84 - 92  
Year of Publication: 2001
ISBN:1-58113-399-5
Authors
Sungjoon Jung  Korea Advanced Institute of Science & Technology
Yunheung Paek  Korea Advanced Institute of Science & Technology
Sponsors
NS : National Semicondutor
IBM : IBM
ARM : ARM
cadence : cadence
ACM: Association for Computing Machinery
STARCORE : STARCORE
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 1,   Downloads (12 Months): 16,   Citation Count: 8
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/502217.502230
What is a DOI?

ABSTRACT

Although retargetability has been a major design concern for many compilers, retargetability is a vitally important issue for Digital Signal Processors(DSPs) because the architectural variations of DSPs are much wider than those of General-Purpose Processors (GPPs). This paper describes our preliminary study on a retargetable code generator, called the Very Portable Optimizer (VPO), that has been recently engineered to target DSPs. The compiler was originally implemented to target GPPs, but thanks to its novel intermediate representation designed to support retargetability, it has been successfully retargeted to a commercial DSP within a relatively short period of time. This retargetable compiler study is at its early stage, so the code quality is still amenable to further improvement. However, our recent enhancements to VPO helped us to achieve quite encouraging results when being compared with a production-quality, highly-customized, compiler.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
 
2
A.Appel,J.Davidson,and N.Ramsey.The Zephyr Compiler Infrastructure.Technical Report at http://www.cs.virgina.edu/zephyr ,Universit of Virginia,1998.
 
3
G.Araujo,S.Devadas,K.Keutzer,S.Liao,S.Malik, A.Sudarsanam,S.Tjiang,and A.Wang.Challenges in Code Generation for Embedded Processors pages 48 -64.In Marwedel and Goossens {11 },1995.
 
4
 
5
J.Davidson.NCI:National Compiler Insfrastructure Overview.In Proc. of The National Compiler Infrastructure Tutorial In conjunction with the ACM Conference on Programming Language Design and Implementation, Vancouver B.C., Canada June,1998.
6
 
7
 
8
R.Leupers.LANCE:A C Compiler Platform for Embedded PRocessors.In Embedded Systems/Embedded Intelligence Feb.2001.
 
9
R.Leupers and P.Marwede.Retargetable Compilers for Embedded DSPs.In Proc. of 7th European Multimedia, Microprocessor Systems and Electronic Commerce Conference Nov.1997.
 
10
Cli .ord Liem.Retargetable Compilers for Embedded Core Processors Kluwer Academic Publishers,1997.
 
11
 
12
 
13
 
14
Texas Instruments,Austin,TX.TMS320C54x DSP Reference Set Volume 1:CPU and Peripherals 1999.
 
15
G.Uh,Y.Wang,D.Whalley,S.Jinturkar,Y.Paek, C.Burns,and V.Cao.Compiler Transformation Techniques for E .ectively Exploiting a Zero Overhead Loop Bu .er.submitted to Software-Practice and Experience 2001.
 
16
V.Zivoljnovic,J.M.Velarde,C.Schager,and H.Meyr. DSPStone -A DSP oriented Benchmarking Methodology.In Proc. of International Conference on Signal Processing Applications and Technology 1994.

CITED BY  8

Collaborative Colleagues:
Sungjoon Jung: colleagues
Yunheung Paek: colleagues