|
ABSTRACT
Although retargetability has been a major design concern for many compilers, retargetability is a vitally important issue for Digital Signal Processors(DSPs) because the architectural variations of DSPs are much wider than those of General-Purpose Processors (GPPs). This paper describes our preliminary study on a retargetable code generator, called the Very Portable Optimizer (VPO), that has been recently engineered to target DSPs. The compiler was originally implemented to target GPPs, but thanks to its novel intermediate representation designed to support retargetability, it has been successfully retargeted to a commercial DSP within a relatively short period of time. This retargetable compiler study is at its early stage, so the code quality is still amenable to further improvement. However, our recent enhancements to VPO helped us to achieve quite encouraging results when being compared with a production-quality, highly-customized, compiler.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
 |
1
|
|
| |
2
|
A.Appel,J.Davidson,and N.Ramsey.The Zephyr Compiler Infrastructure.Technical Report at http://www.cs.virgina.edu/zephyr ,Universit of Virginia,1998.
|
| |
3
|
G.Araujo,S.Devadas,K.Keutzer,S.Liao,S.Malik, A.Sudarsanam,S.Tjiang,and A.Wang.Challenges in Code Generation for Embedded Processors pages 48 -64.In Marwedel and Goossens {11 },1995.
|
| |
4
|
|
| |
5
|
J.Davidson.NCI:National Compiler Insfrastructure Overview.In Proc. of The National Compiler Infrastructure Tutorial In conjunction with the ACM Conference on Programming Language Design and Implementation, Vancouver B.C., Canada June,1998.
|
 |
6
|
|
| |
7
|
Mary W. Hall , Jennifer M. Anderson , Saman P. Amarasinghe , Brian R. Murphy , Shih-Wei Liao , Edouard Bugnion , Monica S. Lam, Maximizing Multiprocessor Performance with the SUIF Compiler, Computer, v.29 n.12, p.84-89, December 1996
[doi> 10.1109/2.546613]
|
| |
8
|
R.Leupers.LANCE:A C Compiler Platform for Embedded PRocessors.In Embedded Systems/Embedded Intelligence Feb.2001.
|
| |
9
|
R.Leupers and P.Marwede.Retargetable Compilers for Embedded DSPs.In Proc. of 7th European Multimedia, Microprocessor Systems and Electronic Commerce Conference Nov.1997.
|
| |
10
|
Cli .ord Liem.Retargetable Compilers for Embedded Core Processors Kluwer Academic Publishers,1997.
|
| |
11
|
|
| |
12
|
|
| |
13
|
|
| |
14
|
Texas Instruments,Austin,TX.TMS320C54x DSP Reference Set Volume 1:CPU and Peripherals 1999.
|
| |
15
|
G.Uh,Y.Wang,D.Whalley,S.Jinturkar,Y.Paek, C.Burns,and V.Cao.Compiler Transformation Techniques for E .ectively Exploiting a Zero Overhead Loop Bu .er.submitted to Software-Practice and Experience 2001.
|
| |
16
|
V.Zivoljnovic,J.M.Velarde,C.Schager,and H.Meyr. DSPStone -A DSP oriented Benchmarking Methodology.In Proc. of International Conference on Signal Processing Applications and Technology 1994.
|
CITED BY 8
|
|
Jinhwan Kim , Sungjoon Jung , Yunheung Paek , Gang-Ryung Uh, Experience with a retargetable compiler for a commercial network processor, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Clifford Liem , Francois Breant , Sarveta Jadhav , Ray O'Farrell , Ray Ryan , Oz Levia, Embedded Tools for a Configurable and Customizable DSP Architecture, IEEE Design & Test, v.19 n.6, p.27-35, November 2002
|
|
|
|
|