Source code optimization and profiling of energy consumption in embedded systems

ABSTRACT

This paper presents a source code optimization methodology and a profiling tool that have been developed to help designers in optimizing software performance and energy in embedded systems. Code optimizations are applied at three levels of abstraction: algorithmic, data and instruction-level. The profiler exploits a cycle-accurate energy consumption simulator [3] to relate the embedded system energy consumption and performance to the source code. Thus, it can be used for analysis (i.e., to find energy-critical sections of the code), and for validation (i.e., to assess the impact of each code optimization).Code optimizations and profiling tool are used to optimize and tune the implementation of an MPEG Layer III (MP3) audio decoder for the SmartBadge [2] portable embedded system. We show that using our methodology and tool we can quickly and easily redesign the MP3 audio decoder software to run in real time with low energy consumption. Performance increase of 92% and energy consumption decrease of 77% (over the original executable specification) has been achieved for MP3 audio decoding on the SmartBadge.

REFERENCES

• 1: Advanced RISC Machines Ltd (ARM), ARM Software Development Toolkit Version 2.11, 1996.
• 2: G. Q. Maguire, M. Smith, H. W. Peter Beadle, "SmartBadges: a wearable computer and communication system," Invited talk: www.it.kth.se/maguire/Talks/CODES-980313.pdf, CODES, 1998.
• 3: Tajana Šimunić , Luca Benini , Giovanni De Micheli, Cycle-accurate simulation of energy consumption in embedded systems, Proceedings of the 36th ACM/IEEE conference on Design automation, p.867-872, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310090]
• 4: Tajana Simunic , Luca Benini , Giovanni De Micheli, Energy-efficient design of battery-powered embedded systems, Proceedings of the 1999 international symposium on Low power electronics and design, p.212-217, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313928]
• 5: CoWare, CoWareN2c url:www.coware.com/n2c.html .
• 6: Mentor Graphics, www.mentor.com/codesign.
• 7: Synopsys, www.synopsys.com/products/hwsw.
• 8: Cadence, www.cadence.com/alta/products.
• 9: P. Landman, J. Rabaey, "Activity-Sensitive Architectural Power Analysis," IEEE Transactions on CAD, pp.571-587, June 1996.
• 10: Yanbing Li , Jörg Henkel, A framework for estimation and minimizing energy dissipation of embedded HW/SW systems, Proceedings of the 35th annual conference on Design automation, p.188-193, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277097]
• 11: B. Kapoor, Low Power Memory Architectures for Video Applications, Proceedings of the Great Lakes Symposium on VLSI '98, p.2, February 19-24, 1998
• 12: Vivek Tiwari , Sharad Malik , Andrew Wolfe , Mike Tien-Chien Lee, Instruction level power analysis and optimization of software, Journal of VLSI Signal Processing Systems, v.13 n.2-3, p.223-238, Aug./Sept. 1996 [doi>10.1007/BF01130407]
• 13: Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.437-445, Dec. 1994 [doi>10.1109/92.335012]
• 14: Huzefa Mehta , Robert Michael Owens , Mary Jane Irwin , Rita Chen , Debashree Ghosh, Techniques for low energy software, Proceedings of the 1997 international symposium on Low power electronics and design, p.72-75, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263286]
• 15: H. Tomiyama , T. Ishihara , A. Inoue , H. Yasuura, Instruction scheduling for power reduction in processor-based system design, Proceedings of the conference on Design, automation and test in Europe, p.855-860, February 23-26, 1998, Le Palais des Congrés de Paris, France
• 16: M. Wan, Y. Ichikawa, D. Lidsky, J. Rabaey, "An Energy Conscious Methodology for Early Design Exploration of Heterogeneous DSPs,"" CICC, 1998.
• 17: "Fixed Point Arithmetic on the ARM," Application Note 33, ARM Inc., September 1996.
• 18: "Coded representation of audio, picture, multimedia and hypermedia information," ISO/IEC JTC/SC 29/WG 11, Part 3., May 1993.
• 19: M. Hans and V. Bhaskaran, "A Compliant MPEG-1 Layer II Audio Decoder with 16-bit Arithmetic Operations," IEEE Signal Processing Letters, vol. 4, no. 5, May 1997.
• 20: M. Hans, "An MPEG Audio Decoder Based on 16-bit Integer Arithmetic and SIMD Usage," Workshop on Multimedia Signal Processing, 1997.
• 21: ISO/IEC JTC 1/SC 29/WG 11 11172-3, "Information Technology "Coding of moving pictures and associated audio for digital storage media up to 1.5 Mbit/s ":Part 3: Audio," International Organization for Standardization, May 1993.
• 22: ISO/IEC JTC 1/SC 29/WG 11 11172-4, "Information Technology "Coding of moving pictures and associated audio for digital storage media up to 1.5 Mbit/s "Part 4: Compliance Testing," International Organization for Standardization, 1995.
• 23: ISO/IEC JTC 1/SC 29/WG 11 13818-3, "Information Technology "Generic Coding of Moving Pictures and Associated Audio: Audio," International Organization for Standardization, November 1994.
• 24: ISO/IEC JTC 1/SC 29/WG 11 13818-4, "Information Technology "Generic Coding of Moving Pictures and Associated Audio: Conformance," International Organization for Standardization, 1996.
• 25: P. Noll, "MPEG Digital Audio Coding," IEEE Signal Processing Magazine, pp. 59-81, September 1997.
• 26: Mary W. Hall , Jennifer M. Anderson , Saman P. Amarasinghe , Brian R. Murphy , Shih-Wei Liao , Edouard Bugnion , Monica S. Lam, Maximizing Multiprocessor Performance with the SUIF Compiler, Computer, v.29 n.12, p.84-89, December 1996 [doi>10.1109/2.546613]
• 27: David F. Bacon , Susan L. Graham , Oliver J. Sharp, Compiler transformations for high-performance computing, ACM Computing Surveys (CSUR), v.26 n.4, p.345-420, Dec. 1994 [doi>10.1145/197405.197406]
• 28: Steven S. Muchnick, Advanced compiler design and implementation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
• 29: Workshop on Code generation for Embedded Processors in Design Automation for Embedded Systems, vol. 4, no. 2-3, March 1999.