ACM Home Page
Please provide us with feedback. Feedback
Embedded systems verification with FGPA-enhanced in-circuit emulator
Full text PdfPdf (109 KB)
Source International Symposium on Systems Synthesis archive
Proceedings of the 13th international symposium on System synthesis table of contents
Madrid, Spain
SESSION: System level modeling and verification table of contents
Pages: 143 - 148  
Year of Publication: 2000
ISBN:1080-1082
Authors
M. Meerwein  Robert Bosch GmbH, Automotive Equipment Division 8, 72703 Reutlingen, Germany, Matthias.Meerwein@de.bosch.com
C. Baumgartner  Robert Bosch GmbH, Automotive Equipment Division 8, 72703 Reutlingen, Germany,
T. Wieja  Robert Bosch GmbH, Automotive Equipment Division 8, 72703 Reutlingen, Germany,
W. Glauert  Institute for Computer Aided Circuit Design, University of Erlangen-Nuremberg, 91052 Erlangen, Germany, whg@lrs.e-technik.uni-erlangen.de
Sponsors
IEEE : IEEE Computer Society Technical Committee on Design Automation
SIGDA: ACM Special Interest Group on Design Automation
Publisher
IEEE Computer Society  Washington, DC, USA
Bibliometrics
Downloads (6 Weeks): 5,   Downloads (12 Months): 25,   Citation Count: 2
Additional Information:

abstract   references   cited by   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/501790.501821
What is a DOI?

ABSTRACT

In this paper we present a novel coverification concept for embedded microcontrollers that satisfies industrial requirements. Based on a commercially available CPU in-circuit emulator coupled with FPGA boards, it verifies the correctness of an implementation in terms of function and timing within a real-world environment.Using our system, the software engineer can write, test and optimize programs for a chip that is not yet physically existent. In addition the system is used to obtain software module characterization data required for system partitioning. Its ability to integrate analog circuitry enables verification of the complete system-on-chip. Our methodology is fully integrated into the ASIC design flow providing ease of use and a high level of verification accuracy.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
Gajski, D., Vahid, F., Narayan, S., Gong, J.: SpecSyn: An Environment Supporting the Specify-Explore-Refine Paradigm for Hardware/Software System Design, IEEE Trans. on VLSI Systems, Vol. 6, No.1, pp. 84-100, 1998
 
3
Aubory, M., Page, I., Plunkett, D., Sauer, M., Saul, J.: Advanced Silicon Prototyping in a Reconfigurable Environment, http://www.comlab.ox.ac.uk/oucl/users/ian.page/ papers.html
 
4
 
5
Verkest, D.: Hardware/Software Co-design beyond Co-simulation, Proceedings of the MEDEA/ESPRIT Conference HW/SW Codesign, September 16-18 1998, Grenoble, France
 
6
Krupnova, H., Saucier, G., Nguyen, H.: An Advanced Approach to System Prototyping, Proceedings of the MEDEA/ ESPRIT Conference HW/SW Codesign, September 16-18 1998, Grenoble, France
 
7
8
9
10

Collaborative Colleagues:
M. Meerwein: colleagues
C. Baumgartner: colleagues
T. Wieja: colleagues
W. Glauert: colleagues