ACM Home Page
Please provide us with feedback. Feedback
Axioms for memory access in asynchronous hardware systems
Full text PdfPdf (900 KB)
Source ACM Transactions on Programming Languages and Systems (TOPLAS) archive
Volume 8 ,  Issue 1  (January 1986) table of contents
The MIT Press scientific computation series
Pages: 142 - 153  
Year of Publication: 1986
ISSN:0164-0925
Author
J. Misra  The Univ. of Texas at Austin, Austin
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 6,   Downloads (12 Months): 29,   Citation Count: 27
Additional Information:

abstract   references   cited by   index terms   review   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/5001.5007
What is a DOI?

ABSTRACT

The problem of concurrent accesses to registers by asynchronous components is considered. A set of axioms about the values in a register during concurrent accesses is proposed. It is shown that if these axioms are met by a register, then concurrent accesses to it may be viewed as nonconcurrent, thus making it possible to analyze asynchronous algorithms without elaborate timing analysis of operations. These axioms are shown, in a certain sense, to be the weakest. Motivation for this work came from analyzing low-level hardware components in a VLSI chip which concurrently accesses a flip-flop.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
CHANEY, W., AND MOLNAR, C. Anomalous behavior of synchronizer and arbiter circuits. IEEE Trans. Comput. (Apr. 1973), 421-422.
2
3
 
4
LAMPORT, L. A theorem on multiprocess algorithms. Tech. Rep. CA-7503-2011, Massachusetts Computer Associates, Mar. 1975.
 
5
MARINO, L.P. General theory of metastable operation. IEEE Trans. Comput. C-30, 2 (Feb. 1981).
 
6
MILLS, H. D., AND LOUNSBERY, J.M. Combinatorial analyses of process synchronization. IBM, FSD (internal memo), Aug. 1983.
 
7
OWlCKI, S., AND GRIES, D. An axiomatic proof technique for parallel programs. Acta In{. 6, 4 (1976), 319-340.
 
8
S^UNDERS, J.M. Engineering description of a flip-flop reader and writer. IBM, FSD (internal memo), Jan. 1984.
 
9
 
10
WANN, D., AND FRANKLIN, M. Asynchronous and clocked control structures for VLSI--based interconnection networks. IEEE Trans. Comput. C-32, 3 (Mar. 1983), 264-293.

CITED BY  27


REVIEW

"Mathai Joseph : Reviewer"

Guaranteeing atomicity of operations in a system with concurrent reading and writing of variables (i.e., locations, registers, bits, or flip flops, depending on one's level of interest) is a problem that is usually solved by making use of the at  more...