ACM Home Page
Please provide us with feedback. Feedback
Object oriented hardware synthesis and verification
Full text PdfPdf (97 KB)
Source International Symposium on Systems Synthesis archive
Proceedings of the 14th international symposium on Systems synthesis table of contents
Montréal, P.Q., Canada
Session: High Level and Architectural Synthesis table of contents
Pages: 189 - 194  
Year of Publication: 2001
ISBN:1-58113-418-5
Authors
T. Kuhn  Univ. of Tuebingen, Tuebingen, Germany
T. Oppold  Univ. of Tuebingen, Tuebingen, Germany
C. Schulz-Key  Univ. of Tuebingen, Tuebingen, Germany
M. Winterholer  Univ. of Tuebingen, Tuebingen, Germany
W. Rosenstiel  Univ. of Tuebingen, Tuebingen, Germany
M. Edwards  Cisco Systems, Inc., RTP, NC
Y. Kashai  Verisity Design, Inc., Mountain View, CA
Sponsors
IEEE : IEEE Computer Society Technical Committee on Design Automation
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 0,   Downloads (12 Months): 12,   Citation Count: 2
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/500001.500043
What is a DOI?

ABSTRACT

The synthesis of hardware from object oriented specifications is presented. Our approach utilizes the e language that has been proven to be highly efficient for the verification of hardware. The e language is similar to Java and provides additional constructs for specification and verification of hardware. We describe an automated design flow for the synthesis of object oriented descriptions that tightly integrates simulation based verification. The usability of our approach is demonstrated by real-world examples.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
M. Radetzki, W. Putzke-R~ming, and W. Nebel. Objective VHDL: The object-oriented approach to hardware reuse. In Advances in Information Technologies: The Business Challenge, 1997.
 
3
www.systemc.org.
 
4
5
6
 
7
LavaLogic. Forge-J: Fast Java to Verilog-HDL Compiler. http://www.lavalogic.com, 1999.
8
9
 
10
11
 
12
J. Madsen and J.P. Brage. Modeling shared variables in VHDL. Transactions on the ACM, 1994.
 
13
www.cisco.com.
 
14
C. Schulz-Key, T. Kuhn, and W. Rosenstiel. A framework for system-level partitioning of object-oriented specifications. In Proceedings of the tenth workshop on Synthesis and System Integration of Mixed Technologies (SASIMI'2001), Nara, Japan, 2001.


Collaborative Colleagues:
T. Kuhn: colleagues
T. Oppold: colleagues
C. Schulz-Key: colleagues
M. Winterholer: colleagues
W. Rosenstiel: colleagues
M. Edwards: colleagues
Y. Kashai: colleagues