Compiler-directed dynamic voltage/frequency scheduling for energy reduction in microprocessors

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Compiler-directed dynamic voltage/frequency scheduling for energy reduction in microprocessors

Full text

Pdf (132 KB)

Source

International Symposium on Low Power Electronics and Design archive
Proceedings of the 2001 international symposium on Low power electronics and design table of contents

Huntington Beach, California, United States

Pages: 275 - 278

Year of Publication: 2001

ISBN:1-58113-371-5

Authors

Chung-Hsing Hsu	CS Dept., Rutgers University, New Jersey
Ulrich Kremer	CS Dept., Rutgers University, New Jersey
Michael Hsiao	ECE Dept., Rutgers University, New Jersey

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 22, Citation Count: 8

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/383082.383165 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	National Compiler Infrastructur (NCI)project. www-suif.stanford.du/suif/nci,1998.
	2	Thomas D. Burd , Robert W. Brodersen, Design issues for dynamic voltage scaling, Proceedings of the 2000 international symposium on Low power electronics and design, p.9-14, July 25-27, 2000, Rapallo, Italy [doi>10.1145/344166.344181]
	3	Douglas Christopher Burger , James Richard Goodman, Hardware techniques to improve the performance of the processor/memory interface, 1998
	4	D.Burger and T.Austin.The Simpl Scalar tool set v rsion 2.0.Technical Report 1342,Computer Science Department, University of Wisconsin,June 1997.
	5	J. Chang , M. Pedram, Energy minimization using multiple supply voltages, Proceedings of the 1996 international symposium on Low power electronics and design, p.157-162, August 12-14, 1996, Monterey, California, United States
	6	Kinshuk Govil , Edwin Chan , Hal Wasserman, Comparing algorithm for dynamic speed-setting of a low-power CPU, Proceedings of the 1st annual international conference on Mobile computing and networking, p.13-25, November 13-15, 1995, Berkeley, California, United States [doi>10.1145/215530.215546]
	7	Inki Hong , Darko Kirovski , Gang Qu , Miodrag Potkonjak , Mani B. Srivastava, Power optimization of variable voltage core-based systems, Proceedings of the 35th annual conference on Design automation, p.176-181, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277088]
	8	Chung-Hsing Hsu , Ulrich Kremer , Michael Hsiao, Compiler-Directed Dynamic Frequency and Voltage Scheduling, Proceedings of the First International Workshop on Power-Aware Computer Systems-Revised Papers, p.65-81, November 12, 2000
	9	C.-H.Hsu,U.Krem r,and M.Hsiao. Compil r-dir cted dynamic voltage/fr quency scheduling for energy r duction in microprocessors. Technical Report DCS-TR-431,Department of Computer Science,Rutgers University,Feb.2001.
	10	Tohru Ishihara , Hiroto Yasuura, Voltage scheduling problem for dynamically variable voltage processors, Proceedings of the 1998 international symposium on Low power electronics and design, p.197-202, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280894]
	11	C. M. Krishna , Yann-Hang Lee, Voltage-Clock-Scaling Adaptive Scheduling Techniques for Low Power in Hard Real-Time Systems, Proceedings of the Sixth IEEE Real Time Technology and Applications Symposium (RTAS 2000), p.156, May 31-June 02, 2000
	12	Seongsoo Lee , Takayasu Sakurai, Run-time voltage hopping for low-power real-time systems, Proceedings of the 37th conference on Design automation, p.806-809, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337785]
	13	A.Manzak and C.Chakrabarti.Variabl voltage task scheduling for minimizing n rgy or minimizing pow r. In Proceeding of the International Conference on Acoustics,Speech and Signal Processing ,June 2000.
	14	D.Moss~,H.Aydin,B.Childers,and R.Melh m. Compil r-assist d dynamic pow r-awar scheduling for real-time applications.In Workshop on Compiler and Operating Systems for Low Power (COLP '00),Oct. 2000.
	15	Takanori Okuma , Tohru Ishihara , Hiroto Yasuura, Real-Time Task Scheduling for a Variable Voltage Processor, Proceedings of the 12th international symposium on System synthesis, p.24, November 01-04, 1999
	16	Trevor Pering , Tom Burd , Robert Brodersen, The simulation and evaluation of dynamic voltage scaling algorithms, Proceedings of the 1998 international symposium on Low power electronics and design, p.76-81, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280790]
	17	Trevor Pering , Thomas Burd , Robert Brodersen, Voltage scheduling in the IpARM microprocessor system, Proceedings of the 2000 international symposium on Low power electronics and design, p.96-101, July 25-27, 2000, Rapallo, Italy [doi>10.1145/344166.344530]
	18	J.Pouwelse,K.Langendoen,and H.Sips.Voltage scaling on a low-pow r microproc ssor.In International Symposium on Mobile Multimedia Systems &Applications (MMSA '2000),Nov.2000.
	19	Dongkun Shin , Jihong Kim , Seongsoo Lee, Intra-Task Voltage Scheduling for Low-Energy, Hard Real-Time Applications, IEEE Design & Test, v.18 n.2, p.20-30, March 2001 [doi>10.1109/54.914596]
	20	Youngsoo Shin , Kiyoung Choi , Takayasu Sakurai, Power optimization of real-time embedded systems on variable speed processors, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
	21	Amit Sinha , Anantha P. Chandrakasan, Dynamic Voltage Scheduling Using Adaptive Filtering of Workload Traces, Proceedings of the The 14th International Conference on VLSI Design (VLSID '01), p.221, January 03-07, 2001
	22	Vishu Swaminathan , Krishnendu Chakrabarty, Investigating the effect of voltage-switching on low-energy task scheduling in hard real-time systems, Proceedings of the 2001 conference on Asia South Pacific design automation, p.251, January 2001, Yokohama, Japan [doi>10.1145/370155.370337]
	23	M.W iser,B.Welch,A.Demers,and S.Shenker. Scheduling for r duc d CPU nergy.In the 1st Symposium on Operating Systems Design and Implementation (OSDI-94),pages 13 -23,Nov.1994.
	24	F. Yao , A. Demers , S. Shenker, A scheduling model for reduced CPU energy, Proceedings of the 36th Annual Symposium on Foundations of Computer Science (FOCS'95), p.374, October 23-25, 1995

CITED BY 8

	Chung-Hsing Hsu , Ulrich Kremer, The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction, ACM SIGPLAN Notices, v.38 n.5, May 2003
	Nevine AbouGhazaleh , Daniel Mossé , Bruce Childers , Rami Melhem, Toward the placement of power management points in real-time applications, Compilers and operating systems for low power, Kluwer Academic Publishers, Norwell, MA, 2003
	Victor De La Luz , Ismail Kadayif , Mahmut Kandemir , Uger Sezer, Access Pattern Restructuring for Memory Energy, IEEE Transactions on Parallel and Distributed Systems, v.15 n.4, p.289-303, April 2004
	Jaewon Seo , Taewhan Kim , Ki-Seok Chung, Profile-based optimal intra-task voltage scheduling for hard real-time applications, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	H. Saputra , M. Kandemir , N. Vijaykrishnan , M. J. Irwin , J. S. Hu , C-H. Hsu , U. Kremer, Energy-conscious compilation based on voltage scaling, ACM SIGPLAN Notices, v.37 n.7, July 2002
	Yung-Chia Lin , Yi-Ping You , Chung-Wen Huang , Jenq Kuen Lee , Wei-Kuan Shih , Ting-Ting Hwang, Energy-aware scheduling and simulation methodologies for parallel security processors with multiple voltage domains, The Journal of Supercomputing, v.42 n.2, p.201-223, November 2007
	Biju K Raveendran , Sundar Balasubramaniam , S Gurunarayanan, Evaluation of priority based real time scheduling algorithms: choices and tradeoffs, Proceedings of the 2008 ACM symposium on Applied computing, March 16-20, 2008, Fortaleza, Ceara, Brazil
	JaeHwan Kim , SungHwan Park , JongWha Chong, Peak power control algorithm for multi-processor SoC, Proceedings of the 3rd International Conference on Ubiquitous Information Management and Communication, January 15-16, 2009, Suwon, Korea