A system-level energy minimization approach using datapath width optimization

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

A system-level energy minimization approach using datapath width optimization

Full text

Pdf (150 KB)

Source

International Symposium on Low Power Electronics and Design archive
Proceedings of the 2001 international symposium on Low power electronics and design table of contents

Huntington Beach, California, United States

Pages: 231 - 236

Year of Publication: 2001

ISBN:1-58113-371-5

Authors

Yun Cao	Department of Computer Science and Communication Engineering, Kyushu University, 6-1 Kasuga-koen, Kasuga-shi, Fukuoka 816-8580, Japan
Hiroto Yasuura	Department of Computer Science and Communication Engineering, Kyushu University, 6-1 Kasuga-koen, Kasuga-shi, Fukuoka 816-8580, Japan

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 5, Downloads (12 Months): 23, Citation Count: 7

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/383082.383142 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	H.Yasuura,H.Tomiyama,A.Inoue,F.N.Eko, "Embedded System Design Using Soft-Core Processor and Valen-C ",Journal of Information Science and Engineering,No.14,pp.587-603,August 1998.
	2	A.Inoue,H.Tomiyama,T.Okuma,H.Kanbara and H.Yasuura,"Language and Compiler for Optimizing Datapath Width of Embedded Systems ",IEICE Trans.Fundamentals,Vol.E81-A,No.12,pp. 2595-2604,Dec.1998.
	3	F.N.Eko,A.Inoue,H.Tomiyama,H.Yasuura, "Soft-Core Processor Architecture for Embedded System Design ",IEICE Trans.on Electronics, Vol.E81-C No.9,pp1416-1423,Sep.1998.
	4	E.N.Eko and H.Yasuura,"A Cycle-Accurate Simulator Toolkit for Soft-Core Processors ",Proc.of Asia Paci .c Conference on cHip Design Languages (APCHDL '99),pp.11-16,October 1999.
	5	B.Shackleford,M.Yasuda,E.Okushi,H.Koizumi, H.Tomiyama,H.Yasuura,"Embedded System Cost Optimization via Data Path Width Adjustment ", IEICE Trans.Information and Systems,Vol.E80-D, No.10,pp974-981,October.1997.
	6	A.Inoue,T.Ishihara and H.Yasuura,"Flexible system lsi for embedded systems and its optimization techniques ",Journal of Design Automation for Embedded System,5(2),2000.
	7	Luca Benini , Robin Hodgson , Polly Siegel, System-level power estimation and optimization, Proceedings of the 1998 international symposium on Low power electronics and design, p.173-178, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280881]
	8	Paul E. Landman , Jan M. Rabaey, Architectural power analysis: the dual bit type method, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.2, p.173-187, June 1995 [doi>10.1109/92.386219]
	9	T.Sato,M.Nagamatsu,H.Tago,"Power and Performance Simulator:ESP and its Application for 100 MIPS/W Class RISC Design ",IEEE Proc.of Symposium on Low Power Electronics and Design, pp.46-47,1994.
	10	Inki Hong , Darko Kirovski , Gang Qu , Miodrag Potkonjak , Mani B. Srivastava, Power optimization of variable voltage core-based systems, Proceedings of the 35th annual conference on Design automation, p.176-181, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277088]
	11	Uming Ko , Poras T. Balsara , Ashwini K. Nanda, Energy optimization of multilevel cache architectures for RISC and CISC processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.2, p.299-308, June 1998 [doi>10.1109/92.678891]
	12	Jörg Henkel, A low power hardware/software partitioning approach for core-based embedded systems, Proceedings of the 36th ACM/IEEE conference on Design automation, p.122-127, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309896]

CITED BY 7

	Yun Cao , Hiroyuki Tomiyama , Takanori Okuma , Hiroto Yasuura, Data memory design considering effective bitwidth for low-energy embedded systems, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
	Bin Wu , Jianwen Zhu , Farid N. Najm, An analytical approach for dynamic range estimation, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	Yun Cao , Hiroto Yasuura, Quality-driven design by bitwidth optimization for video applications, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan
	Jason Cong , Yiping Fan , Guoling Han , Yizhou Lin , Junjuan Xu , Zhiru Zhang , Xu Cheng, Bitwidth-aware scheduling and binding in high-level synthesis, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	Ramon Canal , Antonio González , James E. Smith, Software-Controlled Operand-Gating, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.125, March 20-24, 2004, Palo Alto, California
	Oguz Ergin , Deniz Balkan , Kanad Ghose , Dmitry Ponomarev, Register Packing: Exploiting Narrow-Width Operands for Reducing Register File Pressure, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.304-315, December 04-08, 2004, Portland, Oregon
	Bin Wu , Jianwen Zhu , F. N. Najm, Dynamic range estimation for nonlinear systems, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.660-667, November 07-11, 2004