Low power pipelining of linear systems

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Low power pipelining of linear systems: a common operand centric approach

Full text

Pdf (274 KB)

Source

International Symposium on Low Power Electronics and Design archive
Proceedings of the 2001 international symposium on Low power electronics and design table of contents

Huntington Beach, California, United States

Pages: 225 - 230

Year of Publication: 2001

ISBN:1-58113-371-5

Authors

Daehong Kim	EECS, Seoul National University, Seoul, Korea
Dongwan Shin	ICS, UC Irvine
Kiyoung Choi	EECS, Seoul National University, Seoul, Korea

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 0, Downloads (12 Months): 6, Citation Count: 3

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/383082.383141 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	E. Musoll , J. Cortadella, High-level synthesis techniques for reducing the activity of functional units, Proceedings of the 1995 international symposium on Low power design, p.99-104, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224099]
	2	E. Musoll , J. Cortadella, Scheduling and resource binding for low power, Proceedings of the 8th international symposium on System synthesis, p.104-109, September 13-15, 1995, Cannes, France [doi>10.1145/224486.224523]
	3	Cheng-Tsung Hwang , Yu-Chin Hsu , Youn-Long Lin, Scheduling for functional pipelining and loop winding, Proceedings of the 28th conference on ACM/IEEE design automation, p.764-769, June 17-22, 1991, San Francisco, California, United States [doi>10.1145/127601.127766]
	4	G. Goossens , J. Vandewlle , H. De Man, Loop optimization in register-transfer scheduling for DSP-systems, Proceedings of the 26th ACM/IEEE conference on Design automation, p.826-831, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74384]
	5	T. F. Lee, A. C. H. Wu, Y. L. Lin, and D. D. Gajski, "A transformation-based method for loop folding," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 13, pp. 439-450, April 1994.
	6	Daehong Kim , Kiyoung Choi, Power-conscious high level synthesis using loop folding, Proceedings of the 34th annual conference on Design automation, p.441-445, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266194]
	7	Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
	8	P. Landman and J. M. Rabaey, "Activity-sensitive architectural power analysis," IEEE Transactions On Computer-Aided Design of Integrated Circuits and Systems, vol. 15, no. 6, pp. 571-587, June 1996.
	9	J. M. Rabaey , C. Chu , P. Hoang , M. Potkonjak, Fast Prototyping of Datapath-Intensive Architectures, IEEE Design & Test, v.8 n.2, p.40-51, April 1991 [doi>10.1109/54.82037]
	10	Brodersen, et al, "An integrated CAD system for algorithm-specific IC design," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 10, no. 4, pp. 447-463, April 1991.
	11	A. Salz , M. Horowitz, IRSIM: an incremental MOS switch-level simulator, Proceedings of the 26th ACM/IEEE conference on Design automation, p.173-178, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74412]
	12	C. E. Leiserson and J. B. Saxe. Retiming synchronous circuitry. Algorithmica, 6:5-35, 1991.

CITED BY 3

	Venkatesan Muthukumar , Bharath Radhakrishnan , Henry Selvaraj, Multiple voltage and frequency scheduling for power minimization, Journal of Systems Architecture: the EUROMICRO Journal, v.51 n.6-7, p.382-394, June-July 2005
	Zili Shao , Qingfeng Zhuge , Meilin Liu , Chun Xue , Edwin H. M. Sha , Bin Xiao, Algorithms and analysis of scheduling for loops with minimum switching, International Journal of Computational Science and Engineering, v.2 n.1/2, p.88-97, June 2006
	Meikang Qiu , Meiqin Liu , Hao Li , Hung-Chung Huang , Wenyuan Li , Jiande Wu, Energy-Aware Loop Scheduling and Assignment for Multi-Core, Multi-Functional-Unit Architecture, Journal of Signal Processing Systems, v.57 n.3, p.363-379, December 2009