Energy-effective issue logic

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Energy-effective issue logic

Full text

Pdf (775 KB)

Source

International Symposium on Computer Architecture archive
Proceedings of the 28th annual international symposium on Computer architecture table of contents

Göteborg, Sweden

Pages: 230 - 239

Year of Publication: 2001

ISBN:0-7695-1162-7

Also published in ...

Authors

Daniele Folegnani	Departament d'Arquitectura de Computadors, Universitat Politècnica de Catalunya, Jordi Girona, 1-3 Mòdul D6, 08034 Barcelona, Spain
Antonio González	Departament d'Arquitectura de Computadors, Universitat Politècnica de Catalunya, Jordi Girona, 1-3 Mòdul D6, 08034 Barcelona, Spain

Sponsors

SIGARCH: ACM Special Interest Group on Computer Architecture
IEEE-CS\TCCA : TC on Computer Arhitecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 16, Downloads (12 Months): 102, Citation Count: 68

Additional Information:

abstract references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/379240.379266 What is a DOI?

ABSTRACT

The issue logic of a dynamically-scheduled superscalar processor is a complex mechanism devoted to start the execution of multiple instructions every cycle. Due to its complexity, it is responsible for a significant percentage of the energy consumed by a microprocessor. The energy consumption of the issue logic depends on several architectural parameters, the instruction issue queue size being one of the most important. In this paper we present a technique to reduce the energy consumption of the issue logic of a high-performance superscalar processor. The proposed technique is based on the observation that the conventional issue logic wastes a significant amount of energy for useless activity. In particular, the wake-up of empty entries and operands that are ready represents an important source of energy waste. Besides, we propose a mechanism to dynamically reduce the effective size of the instruction queue. We show that on average the effective instruction queue size can be reduced by a factor of 26% with minimal impact on performance. This reduction together with the energy saved for empty and ready entries result in about 90.7% reduction in the energy consumed by the wake-up logic, which represents 14.9% of the total energy of the assumed processor.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	R. Iris Bahar , Gianluca Albera , Srilatha Manne, Power and performance tradeoffs using various caching strategies, Proceedings of the 1998 international symposium on Low power electronics and design, p.64-69, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.295115]
	2	David H. Albonesi, Dynamic IPC/clock rate optimization, Proceedings of the 25th annual international symposium on Computer architecture, p.282-292, June 27-July 02, 1998, Barcelona, Spain
	3	D. Albonesi "The inherent Energy Efficiency of Complexity-Adaptive Processors" Power Driven Microarchitecture Workshop in conjuction with 1SCA-25, 1998
	4	D. Burger, T. Austin "The SimpleScalar Tool Set" , Version 3.0 Technical Report, University of Wisconsin, Madison 1999
	5	D. Brooks, M. Martonosi "Adaptive Thermal Management for High-Performance Microprocessors", Workshop on Complexity Effective Design in conjuction with ISCA-27, 2000
	6	David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada
	7	G. Cai "Architectural Level Power/Performance Optimization and Dynamic Power Estimation" , Proc. of the CoolChips tutorial, An Industrial Perspective on Low Power Processor Design in conjunction with MICRO-32 , 1999
	8	Ramon Canal , Antonio González , James E. Smith, Very low power pipelines using significance compression, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.181-190, December 2000, Monterey, California, United States [doi>10.1145/360128.360147]
	9	T. M. Conte, M. Toburen, M. Reilly "Instruction Scheduling for Low power dissipation in High Performance Microprocessors", Workshop on Power Driven Microarchitecture in conjuction with 1SCA-25,1998
	10	Intel Corporation "The Intel Architecture Software Developers Manual", 1999
	11	Intel Corporation "Intel StrongArm SA- 110 Microprocessor Datasheet", 1999
	12	Mentor Graphics Corporation "QuickPower', 1999
	13	Synopsys Corporation "PowerMill Data Sheet". 1999
	14	Transmeta Corporation "The Technology Behind the Crusoe Processor Whitepaper", 2000
	15	J. Cortadella,T. Lang, E. Mussoll "Reducing thc encrgy of address and Data Buses with the Working-Zone Encoding Technique and its Effect on Multimedia Applications", Workshop on Power Driven Microarchitecture in conjuction with ISCA-25, 1998
	16	Keith Diefendorff , Pradeep K. Dubey, How Multimedia Workloads Will Change Processor Design, Computer, v.30 n.9, p.43-45, September 1997 [doi>10.1109/2.612247]
	17	D. Folegnani and A. Gonzilez,"Reducing Power Consumption of the Issue Logic", Proc. of Workshop on Complexity-Effective Design held in conjunction with ISCA 2000, Vancouver (Canada), June 10, 2000
	18	R. Gonzailez, M. Horowitz "Energy Dissipation in General Purpose microprocessors", IEEE Journal of Solid State Circuits, 31 (9), 1996, pages 1277-1284
	19	Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, United States
	20	Milind B. Kamble , Kanad Ghose, Analytical energy dissipation models for low-power caches, Proceedings of the 1997 international symposium on Low power electronics and design, p.143-148, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263310]
	21	Srilatha Manne , Artur Klauser , Dirk Grunwald, Pipeline gating: speculation control for energy reduction, Proceedings of the 25th annual international symposium on Computer architecture, p.132-141, June 27-July 02, 1998, Barcelona, Spain
	22	Diana Marculescu, Profile-driven code execution for low power dissipation (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.253-255, July 25-27, 2000, Rapallo, Italy [doi>10.1145/344166.344619]
	23	Subbarao Palacharla , James E. Smith, Complexity-effective superscalar processors, 1998
	24	M. Panich "Reducing Instruction Cache Energy Using Gated Wordlines", MS Thesis, MIT, 1999
	25	Hector Sanchez , Belli Kuttanna , Tim Olson , Mike Alexander , Gian Gerosa , Ross Philip , Jose Alvarez, Thermal Management System for High Performance PowerPCTM Microprocessors, Proceedings of the 42nd IEEE International Computer Conference, p.325, February 23-26, 1997
	26	M Shebanow "SPARC64 5: A High Performance and High Reliability 64-bit SPARC Processor", CSLI Public Event, Stanford University, December 1999
	27	D. Singh, V. Tiwari "Power Challenges in the lnternet World", Proceedings of the CoolChips tutorial, An Industrial Perspective on Low Power Processor Design, in conjunction with MICRO-32, 1999
	28	C. Small "Shrinking Devices Put the Squeeze on System Packaging", EDN, 39(4), 1994, pp 41-46
	29	Ching-Long Su , A. M. Despain, Cache designs for energy efficiency, Proceedings of the 28th Hawaii International Conference on System Sciences (HICSS'95), p.306, January 04-07, 1995
	30	D. Tennenhouse "Pro-Active Computing", Darpa Technical report, 1999
	31	The CPU Info Center. http://infopad.eecs.berkeley.edu/ClC
	32	N. Vijaykrishnan , M. Kandemir , M. J. Irwin , H. S. Kim , W. Ye, Energy-driven integrated hardware-software optimizations using SimplePower, Proceedings of the 27th annual international symposium on Computer architecture, p.95-106, June 2000, Vancouver, British Columbia, Canada
	33	D. Wall "Limits of Instruction-Level Parallelism", Technical report WRL 93/6, Digital WRL, 1993
	34	K. Wilcox, S. Manne "Alpha Processors: A History of Power Issues and A Look to the Future", Proceedings of the CooIChips tutorial. An Industrial Perspective on Low Power Processor Design in conjunction MICRO-33, 1999
	35	Victor V. Zyuban , Peter M. Kogge, Inherently lower-power high-performance superscalar architectures, 2000
	36	N. Vijaykrishnan , M. Kandemir , M. J. Irwin , H. S. Kim , W. Ye, Energy-driven integrated hardware-software optimizations using SimplePower, Proceedings of the 27th annual international symposium on Computer architecture, p.95-106, June 2000, Vancouver, British Columbia, Canada
	37	Neil H. E. Weste , Kamran Eshraghian, Principles of CMOS VLSI design: a systems perspective, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985

CITED BY 70

	Alper Buyuktosunoglu , David H. Albonesi , Stanley Schuster , David Brooks , Pradip Bose , Peter Cook, Power-efficient issue queue design, Power aware computing, Kluwer Academic Publishers, Norwell, MA, 2002
	Gurhan Kucuk , Dmitry Ponomarev , Kanad Ghose, Low-complexity reorder buffer architecture, Proceedings of the 16th international conference on Supercomputing, June 22-26, 2002, New York, New York, USA
	Alvin R. Lebeck , Jinson Koppanalil , Tong Li , Jaidev Patwardhan , Eric Rotenberg, A large, fast instruction window for tolerating cache misses, ACM SIGARCH Computer Architecture News, v.30 n.2, May 2002
	Dmitry Ponomarev , Gurhan Kucuk , Kanad Ghose, Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
	Alper Buyuktosunoglu , David H. Albonesi , Pradip Bose , Peter W. Cook , Stanley E. Schuster, Tradeoffs in power-efficient issue queue design, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA
	Anoop Iyer , Diana Marculescu, Microarchitecture-level power management, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.3, p.230-239, June 2002
	Dan Ernst , Todd Austin, Efficient dynamic scheduling through tag elimination, ACM SIGARCH Computer Architecture News, v.30 n.2, May 2002
	I. Kadayif , A. Sivasubramaniam , M. Kandemir , G. Kandiraju , G. Chen, Optimizing instruction TLB energy using software and hardware techniques, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.2, p.229-257, April 2005
	I. Kadayif , A. Sivasubramaniam , M. Kandemir , G. Kandiraju , G. Chen, Generating physical addresses directly for saving instruction TLB energy, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
	André Seznec , Eric Toullec , Olivier Rochecouste, Register write specialization register read specialization: a path to complexity-effective wide-issue superscalar processors, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
	Dirk Grunwald, Micro-architecture design and control speculation for energy reduction, Power aware computing, Kluwer Academic Publishers, Norwell, MA, 2002
	Alper Buyuktosunoglu , Tejas Karkhanis , David H. Albonesi , Pradip Bose, Energy efficient co-adaptive instruction fetch and issue, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003
	Dmitry V. Ponomarev , Gurhan Kucuk , Oguz Ergin , Kanad Ghose , Peter M. Kogge, Energy-efficient issue queue design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.789-800, October 2003
	Daniel Chaver , Luis Piñuel , Manuel Prieto , Francisco Tirado , Michael C. Huang, Branch prediction on demand: an energy-efficient solution, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
	Venkata Syam P. Rapaka , Diana Marculescu, A mixed-clock issue queue design for globally asynchronous, locally synchronous processor cores, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
	Gurhan Kucuk , Dmitry Ponomarev , Oguz Ergin , Kanad Ghose, Reducing reorder buffer complexity through selective operand caching, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
	Karthik Natarajan , Heather Hanson , Stephen W. Keckler , Charles R. Moore , Doug Burger, Microprocessor pipeline energy analysis, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
	Tali Moreshet , R. Iris Bahar, Power-aware issue queue design for speculative instructions, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Madhavi Valluri , Lizy John , Heather Hanson, Exploiting compiler-generated schedules for energy savings in high-performance processors, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
	Michael C. Huang , Jose Renau , Josep Torrellas, Positional adaptation of processors: application to energy reduction, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003
	Michael Huang , Jose Renau , Josep Torrellas, Energy-efficient hybrid wakeup logic, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA
	Saurabh Chheda , Osman Unsal , Israel Koren , C. Mani Krishna , Csaba Andras Moritz, Combining compiler and runtime IPC predictions to reduce energy in next generation architectures, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy
	Gurhan Kucuk , Dmitry V. Ponomarev , Oguz Ergin , Kanad Ghose, Complexity-Effective Reorder Buffer Designs for Superscalar Processors, IEEE Transactions on Computers, v.53 n.6, p.653-665, June 2004
	David H. Albonesi , Rajeev Balasubramonian , Steven G. Dropsho , Sandhya Dwarkadas , Eby G. Friedman , Michael C. Huang , Volkan Kursun , Grigorios Magklis , Michael L. Scott , Greg Semeraro , Pradip Bose , Alper Buyuktosunoglu , Peter W. Cook , Stanley E. Schuster, Dynamically Tuning Processor Resources with Adaptive Processing, Computer, v.36 n.12, p.49-58, December 2003
	Subhasis Banerjee , G. Surendra , S. K. Nandy, Exploiting program execution phases to trade power and performance for media workload, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.387-389, January 27-30, 2004, Yokohama, Japan
	Hongbo Yang , Guang R. Gao , Clement Leung, On achieving balanced power consumption in software pipelined loops, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France
	Yu Bai , R. Iris Bahar, A low-power in-order/out-of-order issue queue, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.2, p.152-179, June 2004
	Energy Efficient Comparators for Superscalar Datapaths, IEEE Transactions on Computers, v.53 n.7, p.892-904, July 2004
	Steven E. Raasch , Nathan L. Binkert , Steven K. Reinhardt, A scalable instruction queue design using dependence chains, ACM SIGARCH Computer Architecture News, v.30 n.2, May 2002
	Dmitry Ponomarev , Gurhan Kucuk , Oguz Ergin , Kanad Ghose, Isolating Short-Lived Operands for Energy Reduction, IEEE Transactions on Computers, v.53 n.6, p.697-709, June 2004
	Kuo-Su Hsiao , Chung-Ho Chen, An efficient wakeup design for energy reduction in high-performance superscalar processors, Proceedings of the 2nd conference on Computing frontiers, May 04-06, 2005, Ischia, Italy
	Joseph J. Sharkey , Dmitry V. Ponomarev , Kanad Ghose , Oguz Ergin, Instruction packing: reducing power and delay of the dynamic scheduling logic, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA
	Xiaodong Li , Zhenmin Li , Yuanyuan Zhou , Sarita Adve, Performance directed energy management for main memory and disks, ACM Transactions on Storage (TOS), v.1 n.3, p.346-380, August 2005
	R. González , A. Cristal , M. Pericas , M. Valero , A. Veidenbaum, An asymmetric clustered processor based on value content, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts
	Zhichun Zhu , Xiaodong Zhang, Look-Ahead Architecture Adaptation to Reduce Processor Power Consumption, IEEE Micro, v.25 n.4, p.10-19, July 2005
	Madhavi G. Valluri , Lizy K. John , Kathryn S. McKinley, Low-power, low-complexity instruction issue using compiler assistance, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts
	Zhichun Zhu , Xiaodong Zhang, Look-Ahead Architecture Adaptation to Reduce Processor Power Consumption, IEEE Micro, v.25 n.4, p.10-19, July 2005
	Vasanth Venkatachalam , Michael Franz, Power reduction techniques for microprocessor systems, ACM Computing Surveys (CSUR), v.37 n.3, p.195-237, September 2005
	Houman Homayoun , Sudeep Pasricha , Mohammad Makhzan , Alex Veidenbaum, Improving performance and reducing energy-delay with adaptive resource resizing for out-of-order embedded processors, ACM SIGPLAN Notices, v.43 n.7, July 2008
	Steven Dropsho , Greg Semeraro , David H. Albonesi , Grigorios Magklis , Michael L. Scott, Dynamically Trading Frequency for Complexity in a GALS Microprocessor, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.157-168, December 04-08, 2004, Portland, Oregon
	Hiroshi Sasaki , Masaaki Kondo , Hiroshi Nakamura, Energy-efficient dynamic instruction scheduling logic through instruction grouping, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany
	Chengmo Yang , Alex Orailoglu, Power-efficient instruction delivery through trace reuse, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA
	Joseph J. Sharkey , Dmitry V. Ponomarev , Kanad Ghose , Oguz Ergin, Instruction packing: Toward fast and energy-efficient instruction scheduling, ACM Transactions on Architecture and Code Optimization (TACO), v.3 n.2, p.156-181, June 2006
	Madhavi Valluri , Lizy John , Heather Hanson, Hybrid-scheduling for reduced energy consumption in high-performance processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.9, p.1039-1043, September 2006
	Shiwen Hu , Madhavi Valluri , Lizy Kurian John, Effective management of multiple configurable units using dynamic optimization, ACM Transactions on Architecture and Code Optimization (TACO), v.3 n.4, p.477-501, December 2006
	Stephen Roderick Hines , Gary Tyson , David Whalley, Addressing instruction fetch bottlenecks by using an instruction register file, ACM SIGPLAN Notices, v.42 n.7, July 2007
	Hans Vandierendonck , Philippe Manet , Thibault Delavallee , Igor Loiselle , Jean-Didier Legat, By-passing the out-of-order execution pipeline to increase energy-efficiency, Proceedings of the 4th international conference on Computing frontiers, May 07-09, 2007, Ischia, Italy
	Albert Meixner , Daniel J. Sorin, Unified microprocessor core storage, Proceedings of the 4th international conference on Computing frontiers, May 07-09, 2007, Ischia, Italy
	Alex Gontmakher , Avi Mendelson , Assaf Schuster, Using fine grain multithreading for energy efficient computing, Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice of parallel programming, March 14-17, 2007, San Jose, California, USA
	Dmitry Ponomarev , Gurhan Kucuk , Kanad Ghose, Dynamic Resizing of Superscalar Datapath Components for Energy Efficiency, IEEE Transactions on Computers, v.55 n.2, p.199-213, February 2006
	Francisco J. Mesa-Martínez , Michael C. Huang , Jose Renau, SEED: scalable, efficient enforcement of dependences, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA
	Michael D. Powell , Ethan Schuchman , T. N. Vijaykumar, Balancing Resource Utilization to Mitigate Power Density in Processor Pipelines, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.294-304, November 12-16, 2005, Barcelona, Spain
	Shiwen Hu , Madhavi Valluri , Lizy Kurian John, Effective Adaptive Computing Environment Management via Dynamic Optimization, Proceedings of the international symposium on Code generation and optimization, p.63-73, March 20-23, 2005
	Il Park , Chong Liang Ooi , T. N. Vijaykumar, Reducing Design Complexity of the Load/Store Queue, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.411, December 03-05, 2003
	Ashutosh S. Dhodapkar , James E. Smith, Comparing Program Phase Detection Techniques, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.217, December 03-05, 2003
	Yingmin Li , Dharmesh Parikh , Yan Zhang , Karthik Sankaranarayanan , Mircea Stan , Kevin Skadron, State-Preserving vs. Non-State-Preserving Leakage Control in Caches, Proceedings of the conference on Design, automation and test in Europe, p.10022, February 16-20, 2004
	Tong Li , Alvin R. Lebeck , Daniel J. Sorin, Spin Detection Hardware for Improved Management of Multithreaded Systems, IEEE Transactions on Parallel and Distributed Systems, v.17 n.6, p.508-521, June 2006
	Fernando Latorre , Grigorios Magklis , José González , Pedro Chaparro , Antonio González, Building a large instruction window through ROB compression, Proceedings of the 2007 workshop on MEmory performance: DEaling with Applications, systems and architecture, p.41-48, September 16-16, 2007, Brasov, Romania
	Hashem H. Najaf-abadi , Eric Rotenberg, Architectural contesting: exposing and exploiting temperamental behavior, ACM SIGARCH Computer Architecture News, v.35 n.3, June 2007
	Benjamin C. Lee , David Brooks, Efficiency trends and limits from comprehensive microarchitectural adaptivity, ACM SIGARCH Computer Architecture News, v.36 n.1, March 2008
	Marco A. Ramirez , Adrian Cristal , Mateo Valero , Alexander V. Veidenbaum , Luis Villa, A partitioned instruction queue to reduce instruction wakeup energy, International Journal of High Performance Computing and Networking, v.1 n.4, p.153-161, December 2004
	Adrian Cristal , Josep Llosa , Mateo Valero , Daniel Ortega, Future ILP processors, International Journal of High Performance Computing and Networking, v.2 n.1, p.1-10, March 2004
	Xiaodong Li , Ritu Gupta , Sarita V. Adve , Yuanyuan Zhou, Cross-component energy management: Joint adaptation of processor and memory, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.3, p.14-es, September 2007
	G. Surendra , Subhasis Banerjee , S. K. Nandy, Instruction Reuse in SPEC, media and packet processing benchmarks: A comparative study of power, performance and related microarchitectural optimizations, Journal of Embedded Computing, v.2 n.1, p.15-34, January 2006
	Subhasis Banerjee , G. Surendra , S. K. Nandy, On the effectiveness of phase based regression models to trade power and performance using dynamic processor adaptation, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.8, p.797-815, August, 2008
	Chung-Ho Chen , Kuo-Su Hsiao, Scalable Dynamic Instruction Scheduler through Wake-Up Spatial Locality, IEEE Transactions on Computers, v.56 n.11, p.1534-1548, November 2007
	Hui Wang , Rama Sangireddy, Streamlining long latency instructions for seamlessly combined out-of-order and in-order execution, Microprocessors & Microsystems, v.32 n.7, p.375-385, October, 2008
	Joseph J. Sharkey , Dmitry V. Ponomarev, Exploiting Operand Availability for Efficient Simultaneous Multithreading, IEEE Transactions on Computers, v.56 n.2, p.208-223, February 2007
	Yuchun Ma , Yongxiang Liu , Eren Kursun , Glenn Reinman , Jason Cong, Investigating the effects of fine-grain three-dimensional integration on microarchitecture design, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.4 n.4, p.1-30, October 2008
	Yu-Lai Zhao , Xian-Feng Li , Dong Tong , Xu Cheng, An energy-efficient instruction scheduler design with two-level shelving and adaptive banking, Journal of Computer Science and Technology, v.22 n.1, p.15-24, January 2007