NanoFabrics

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

NanoFabrics: spatial computing using molecular electronics

Full text

Pdf (996 KB)

Source

International Symposium on Computer Architecture archive
Proceedings of the 28th annual international symposium on Computer architecture table of contents

Göteborg, Sweden

Pages: 178 - 191

Year of Publication: 2001

ISBN:0-7695-1162-7

Also published in ...

Authors

Seth Copen Goldstein	Carnegie Mellon University
Mihai Budiu	Carnegie Mellon University

Sponsors

SIGARCH: ACM Special Interest Group on Computer Architecture
IEEE-CS\TCCA : TC on Computer Arhitecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 15, Downloads (12 Months): 50, Citation Count: 73

Additional Information:

abstract references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/379240.379262 What is a DOI?

ABSTRACT

The continuation of the remarkable exponential increases in processing power over the recent past faces imminent challenges due in part to the physics of deep-submicron CMOS devices and the costs of both chip masks and future fabrication plants. A promising solution to these problems is offered by an alternative to CMOS-based computing, chemically assembled electronic nanotechnology (CAEN).

In this paper we outline how CAEN-based computing can become a reality. We briefly describe recent work in CAEN and how CAEN will affect computer architecture. We show how the inherently reconfigurable nature of CAEN devices can be exploited to provide high-density chips with defect tolerance at significantly reduced manufacturing costs. We develop a layered abstract architecture for CAEN-based computing devices and we present preliminary results which indicate that such devices will be competitive with CMOS circuits.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	I. Aleksander and R. Scarr. Tunnel devices as switching elements. Journal British IRE, 23(43): 177-192, March 1962.
	2	Altera Corporation. Apex device family, http://- www.altera.com/html/products/apex.html.
	3	R. Amerson , R. J. Carter , W. B. Culbertson , P. Kuekes , G. Snider, Teramac-configurable custom computing, Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines, p.32, April 19-21, 1995
	4	A. Aviram and M. Ratner. Molecular rectifiers. Chemical Physics Letters, 29(2):277-283, Nov. 1974.
	5	Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
	6	E Buot. Mesoscopic phyics and nanoelectronics: Nanoscience and nanotechnology. Physics Reports, pages 173-74, 1993.
	7	J. Chen, M. A. Reed, A. M. Rawlett, and J. M. Tour. Observation of a large on-off ratio and negative differential resistance in an electronic molecular switch. Science, 286:1550- 2, 1999.
	8	J. Chen, W. Wang, M. A. Reed, M. Rawlett, D. W. Price, and J. M. Tour. Room-temperature negative differential resistance in nanoscale molecular junctions. Appl. Phys. Lett., 77:1224, 2000.
	9	R. H. Chen, A. N. Korotov, and K. K. Likharev. Singleelectron transistor logic. Appl. Phys. Lett., 68:1954, 1996.
	10	C. Collier, E. W. Wong, M. Belohradsky, F. M. Raymo, J. F. Stoddart, E J. Kuekes, R. S. Williams, and J. R. Heath. Electronically configurable molecular-based logic gates. Science, 285:391-3, July 1999.
	11	Y. Cui and C. Lieber. Functional nanoscale electronic devices assembled using silicon nanowire building blocks. Science, 291:851-853, 2001.
	12	W. B. Culbertson , R. Amerson , R. J. Carter , P. Kuekes , G. Snider, The Teramac Custom Computer: Extending the Limits with Defect Tolerance, Proceedings of the 1996 Workshop on Defect and Fault-Tolerance in VLSI Systems, p.2, November 06-08, 1996
	13	W. B. Culbertson , R. Amerson , R. J. Carter , P. Kuekes , G. Snider, Defect tolerance on the Teramac custom computer, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.116, April 16-18, 1997
	14	A. Krishnamurthy , D. E. Culler , A. Dusseau , S. C. Goldstein , S. Lumetta , T. von Eicken , K. Yelick, Parallel programming in Split-C, Proceedings of the 1993 ACM/IEEE conference on Supercomputing, p.262-273, December 1993, Portland, Oregon, United States [doi>10.1145/169627.169724]
	15	David E. Culler , Seth Copen Goldstein , Klaus Erik Schauser , Thorsten von Eicken, TAM—a compiler controlled threaded abstract machine, Journal of Parallel and Distributed Computing, v.18 n.3, p.347-370, July 1993 [doi>10.1006/jpdc.1993.1070]
	16	A.N. et al. Room temperature operation of Si single-electron memory with self-aligned floating dot gate. Appl. Phys. Lett, 70:1742, 1997.
	17	Richard Phillips Feynman , J. G. Hey , Robin W. Allen, Feynman Lectures on Computation, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1998
	18	Seth Copen Goldstein , Herman Schmit , Matthew Moe , Mihai Budiu , Srihari Cadambi , R. Reed Taylor , Ronald Laufer, PipeRench: a co/processor for streaming multimedia acceleration, Proceedings of the 26th annual international symposium on Computer architecture, p.28-39, May 01-04, 1999, Atlanta, Georgia, United States
	19	S. Hauck, Z. Li, and E. Schwabe. Configuration compression for the Xilinx XC6200 FPGA. In IEEE Trans. on CAD oflC and Systems, volume 18,8, pages 1107-13, August 1999.
	20	G. Karypis and V. Kumar. Multilevel graph partitioning and sparse matrix ordering. In Proceedings of the 1995 Intl. Conference on Parallel Processing, 1995.
	21	R. W. Keyes, Miniaturization of electronics and its limits, IBM Journal of Research and Development, v.32 n.1, p.24-28, January 1988
	22	Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, United States
	23	C. Lent. A device architecture for computing with quantum dots. Proceedings of the 1EEE, 85, April 1997.
	24	T. Mallouk. Nanomaterials: Synthesis and assembly, http://- research.chem.psu.edu/mallouk/nano.pdf, Nov. 2000. Foresight Conference Tutorial.
	25	B. Martin, D. Dermody, B. Reiss, M. Fang, L. Lyon, M. Natan, and T. Mallouk. Orthogonal self assembly on colloidal gold-platinum nanorods. Advanced Materials, 11:1021-25, 1999.
	26	R. Mathews, J. Sage, T. Sollner, S. Calawa, C. Chen, L. Mahoney, P. Maki, and K. Molvar. A new RTD-FET logic family. Proceedings of the IEEE, 87(4):596, 1999.
	27	J. Mbindyo, B. Reiss, B. Martin, B. Reiss, M. Keating, M. Natan, and T. Mallouk. Dna-directed assembly of gold nanowires on complementary surfaces. Advanced Materials, 2000.
	28	N.S.M.V. Martinez-Diaz and J. Stoddart. The self-assembly of a switchable {2}rotaxane. Angewandte Chemic International Edition English, 36:1904, 1997.
	29	H. Park, A. Lim, J. Park, A. Alivisatos, and E McEuen. Fabrication of metallic electrodes with nanometer separation by electromigration, www.physics.berkeley.edu/- research/mceuen/topics/nanocrystal/EMPaper.pdf 1999.
	30	M.A. Reed. Molecular-scale electronics. Proceedings of the IEEE, 87(4), April 1999.
	31	D. Rosewater and S. Goldstein. What makes a good molecular computing device? Technical Report CMU-CS-01-114, Carnegie Mellon University, March 2001.
	32	T. Rueckes, K, Kim., E. Joselevich., G. Tseng, C.-L. Cheung, and C. Lieber. Carbon nanotube-based nonvolatile random access memory for molecular computing. Science, 289:94- 97, 2000.
	33	Stephen D. Brown , Robert J. Francis , Jonathan Rose , Zvonko G. Vranesic, Field-programmable gate arrays, Kluwer Academic Publishers, Norwell, MA, 1992
	34	A. Srivastava and A. Eustace. Atom: A system for building customized program analysis tools. Technical report, Digital Equipment Corporation Western Research Laboratory, 1994.
	35	Standard Performance Evaluation Corp. SPEC CPU95 Benchmark Suite, 1995.
	36	S. Tans and et al. Individual single-wall carbon nanotubes as quantum wires. Nature, 386(6624):474-7, April 1997.
	37	Richard Turton, The quantum dot: a journey into the future of microelectronics, Oxford University Press, Inc., New York, NY, 1995
	38	Thorsten von Eicken , David E. Culler , Seth Copen Goldstein , Klaus Erik Schauser, Active messages: a mechanism for integrated communication and computation, Proceedings of the 19th annual international symposium on Computer architecture, p.256-266, May 19-21, 1992, Queensland, Australia
	39	Xilinx Corporation. Virtex series fpgas. http://www.xilinx.com/products/virtex.htm.
	40	Zhi Alex Ye , Andreas Moshovos , Scott Hauck , Prithviraj Banerjee, CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit, Proceedings of the 27th annual international symposium on Computer architecture, p.225-235, June 2000, Vancouver, British Columbia, Canada

CITED BY 73

	Michael Butts , Andrée DeHon , Seth Copen Goldstein, Molecular electronics: devices, systems and tools for gigagate, gigabit chips, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.433-440, November 10-14, 2002, San Jose, California
	Paul Beckett, Exploiting multiple functionality for nano-scale reconfigurable systems, Proceedings of the 13th ACM Great Lakes symposium on VLSI, April 28-29, 2003, Washington, D. C., USA
	Paul P. Sotiriadis, Information storage capacity of crossbar switching networks, Proceedings of the 13th ACM Great Lakes symposium on VLSI, April 28-29, 2003, Washington, D. C., USA
	Matthew M. Ziegler , Mircea R. Stan, A Case for CMOS/nano co-design, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.348-352, November 10-14, 2002, San Jose, California
	Thomas N. Theis, Beyond the Silicon Transistor: Personal Observations, Computing in Science and Engineering, v.5 n.1, p.25-29, January 2003
	Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA
	Teng Wang , Zhenghua Qi , Csaba Andras Moritz, Opportunities and challenges in application-tuned circuits and architectures based on nanodevices, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy
	Teng Wang , Zhenghua Qi , Csaba Andras Moritz, Opportunities and challenges in application-tuned circuits and architectures based on nanodevices, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy
	Vinay Verma , Shantanu Dutt , Vishal Suthar, Efficient on-line testing of FPGAs with provable diagnosabilities, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	Margarida Jacome , Chen He , Gustavo de Veciana , Stephen Bijansky, Defect tolerant probabilistic design paradigm for nanotechnologies, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	André DeHon, Design of programmable interconnect for sublithographic programmable logic arrays, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA
	Mehdi B. Tahoori, Application-independent defect tolerance of reconfigurable nanoarchitectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.3, p.197-218, July 2006
	Mihai Budiu , Girish Venkataramani , Tiberiu Chelcea , Seth Copen Goldstein, Spatial computation, ACM SIGARCH Computer Architecture News, v.32 n.5, December 2004
	Garrett S. Rose , Matthew M. Ziegler , Mircea R. Stan, Large-signal two-terminal device model for nanoelectronic circuit analysis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.11, p.1201-1208, November 2004
	Andre DeHon , Helia Naeimi, Seven Strategies for Tolerating Highly Defective Fabrication, IEEE Design & Test, v.22 n.4, p.306-315, July 2005
	Chen He , Margarida F. Jacome , Gustavo de Veciana, A Reconfiguration-Based Defect-Tolerant Design Paradigm for Nanotechnologies, IEEE Design & Test, v.22 n.4, p.316-326, July 2005
	André Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005
	Andrey V. Zykov , Elias Mizan , Margarida F. Jacome , Gustavo de Veciana , Ajay Subramanian, High performance computing on fault-prone nanotechnologies: novel microarchitecture techniques exploiting reliability-delay trade-offs, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
	Dmitri B. Strukov , Konstantin K. Likharev, A reconfigurable architecture for hybrid CMOS/Nanodevice circuits, Proceedings of the internation symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA
	Frédéric Gruau , Yves Lhuillier , Philippe Reitz , Olivier Temam, BLOB computing, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy
	Aman Gayasen , N. Vijaykrishnan , M. J. Irwin, Exploring technology alternatives for nano-scale FPGA interconnects, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
	Wei Zhang , Niraj K. Jha , Li Shang, NATURE: a hybrid nanotube/CMOS dynamically reconfigurable architecture, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA
	Paul Graham , Maya Gokhale, Nanocomputing in the presence of defects and faults: a survey, Nano, quantum and molecular computing: implications to high level design and validation, Kluwer Academic Publishers, Norwell, MA, 2004
	Mahim Mishra , Seth C. Goldstein, Defect tolerance at the end of the roadmap, Nano, quantum and molecular computing: implications to high level design and validation, Kluwer Academic Publishers, Norwell, MA, 2004
	R. Iris Bahar , Jie Chen , Joseph Mundy, A probabilistic-based design for nanoscale computation, Nano, quantum and molecular computing: implications to high level design and validation, Kluwer Academic Publishers, Norwell, MA, 2004
	Debayan Bhaduri , Sandeep K. Shukla, Tools and techniques for evaluating reliability trade-offs for NANO-architectures, Nano, quantum and molecular computing: implications to high level design and validation, Kluwer Academic Publishers, Norwell, MA, 2004
	Martha Mercaldi , Steven Swanson , Andrew Petersen , Andrew Putnam , Andrew Schwerin , Mark Oskin , Susan J. Eggers, Modeling instruction placement on a spatial architecture, Proceedings of the eighteenth annual ACM symposium on Parallelism in algorithms and architectures, July 30-August 02, 2006, Cambridge, Massachusetts, USA
	Wenjing Rao , Alex Orailoglu , Ramesh Karri, Topology aware mapping of logic functions onto nanowire-based crossbar architectures, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA
	Wenjing Rao , Alex Orailoglu , Ramesh Karri, Fault tolerant nanoelectronic processor architectures, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	Paul Beckett, A low-power reconfigurable logic array based on double-gate transistors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.2, p.115-123, February 2008
	Kushal Datta , Arindam Mukherjee , Arun Ravindran, Automated design flow for diode-based nanofabrics, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.3, p.219-241, July 2006
	Jaidev P. Patwardhan , Vijeta Johri , Chris Dwyer , Alvin R. Lebeck, A defect tolerant self-organizing nanoscale SIMD architecture, ACM SIGOPS Operating Systems Review, v.40 n.5, December 2006
	Jaidev P. Patwardhan , Chris Dwyer , Alvin R. Lebeck , Daniel J. Sorin, NANA: A nano-scale active network architecture, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.1, p.1-30, January 2006
	Reza M. P. Rad , Mohammad Tehranipoor, A new hybrid FPGA with nanoscale clusters and CMOS routing, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA
	Jaidev Patwardhan , Chris Dwyer , Alvin R. Lebeck, A self-organizing defect tolerant SIMD architecture, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.2, p.10-es, July 2007
	Steven Swanson , Andrew Schwerin , Martha Mercaldi , Andrew Petersen , Andrew Putnam , Ken Michelson , Mark Oskin , Susan J. Eggers, The WaveScalar architecture, ACM Transactions on Computer Systems (TOCS), v.25 n.2, p.4-es, May 2007
	Teijiro Isokawa , Shin'ya Kowada , Yousuke Takada , Ferdinand Peper , Naotake Kamiura , Nobuyuki Matsui, Defect-tolerance in cellular nanocomputers, New Generation Computing, v.25 n.2, p.171-199, November 2007
	Mehdi B. Tahoori, Application-independent defect-tolerant crossbar nano-architectures, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California
	Federico Angiolini , M. Haykel Ben Jamaa , David Atienza , Luca Benini , Giovanni De Micheli, Interactive presentation: Improving the fault tolerance of nanometric PLA designs, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
	Soumya Eachempati , Arthur Nieuwoudt , Aman Gayasen , N. Vijaykrishnan , Yehia Massoud, Assessing carbon nanotube bundle interconnect for future FPGA architectures, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
	Wenjing Rao , Alex Orailoglu , Ramesh Karri, Towards Nanoelectronics Processor Architectures, Journal of Electronic Testing: Theory and Applications, v.23 n.2-3, p.235-254, June 2007
	Tad Hogg , Greg Snider, Defect-tolerant Logic with Nanoscale Crossbar Circuits, Journal of Electronic Testing: Theory and Applications, v.23 n.2-3, p.117-129, June 2007
	Jason G. Brown , R. D. Blanton, A Built-in Self-test and Diagnosis Strategy for Chemically Assembled Electronic Nanotechnology, Journal of Electronic Testing: Theory and Applications, v.23 n.2-3, p.131-144, June 2007
	Zhanglei Wang , Krishnendu Chakrabarty, Built-in Self-test and Defect Tolerance in Molecular Electronics-based Nanofabrics, Journal of Electronic Testing: Theory and Applications, v.23 n.2-3, p.145-161, June 2007
	S. C. Goldstein, The impact of the nanoscale on computing systems, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.655-661, November 06-10, 2005, San Jose, CA
	C. Dwyer, Computer-aided design for DNA self-assembly: process and applications, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.662-667, November 06-10, 2005, San Jose, CA
	M. B. Tahoori, A mapping algorithm for defect-tolerance of reconfigurable nano-architectures, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.668-672, November 06-10, 2005, San Jose, CA
	A. DeHon , K. K. Likharev, Hybrid CMOS/nanoelectronic digital circuits: devices, architectures, and design automation, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.375-382, November 06-10, 2005, San Jose, CA
	Ethan Schuchman , T. N. Vijaykumar, Rescue: A Microarchitecture for Testability and Defect Tolerance, ACM SIGARCH Computer Architecture News, v.33 n.2, p.160-171, May 2005
	R. Iris Bahar , Joseph Mundy , Jie Chen, A Probabilistic-Based Design Methodology for Nanoscale Computation, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.480, November 09-13, 2003
	Steven Swanson , Ken Michelson , Andrew Schwerin , Mark Oskin, WaveScalar, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.291, December 03-05, 2003
	Somnath Paul , Swarup Bhunia, MBARC: a scalable memory based reconfigurable computing framework for nanoscale devices, Proceedings of the 2008 conference on Asia and South Pacific design automation, January 21-24, 2008, Seoul, Korea
	Yadunandana Yellambalase , Minsu Choi, Cost-driven repair optimization of reconfigurable nanowire crossbar systems with clustered defects, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.8, p.729-741, August, 2008
	Chris Dwyer , Alvin R. Lebeck , Daniel J. Sorin, Self-Assembled Architectures and the Temporal Aspects of Computing, Computer, v.38 n.1, p.56-64, January 2005
	Changyun Zhu , Zhenyu (Peter) Gut , Li Shang , Robert P. Dick , Robert G. Knobel, Towards an ultra-low-power architecture using single-electron tunneling transistors, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California
	Hugues Berry , Olivier Temam, Modeling self-developing biological neural networks, Neurocomputing, v.70 n.16-18, p.2723-2734, October, 2007
	Reza M.P. Rad , Mohammad Tehranipoor, Evaluating area and performance of hybrid FPGAs with nanoscale clusters and CMOS routing, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.3, p.15-es, November 2007
	Chen Dong , Deming Chen , Sansiri Tanachutiwat , Wei Wang, Performance and power evaluation of a 3D CMOS/nanomaterial reconfigurable architecture, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
	M. Haykel Ben Jamaa , Kirsten E. Moselund , David Atienza , Didier Bouvet , Adrian M. Ionescu , Yusuf Leblebici , Giovanni De Micheli, Fault-tolerant multi-level logic decoder for nanoscale crossbar memory arrays, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
	Jing Huang , Mariam Momenzadeh , Fabrizio Lombardi, An Overview of Nanoscale Devices and Circuits, IEEE Design & Test, v.24 n.4, p.304-311, July 2007
	Reza Rad , Mohammad Tehranipoor, SCT: A novel approach for testing and configuring nanoscale devices, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.4 n.3, p.1-24, August 2008
	Eun Jung Kim , Ki Hwan Yum , Chita R. Das , Mazin Yousif , Jose Duato, Exploring IBA Design Space for Improved Performance, IEEE Transactions on Parallel and Distributed Systems, v.18 n.4, p.498-510, April 2007
	Bao Liu, Reconfigurable double gate carbon nanotube field effect transistor based nanoelectronic architecture, Proceedings of the 2009 Conference on Asia and South Pacific Design Automation, January 19-22, 2009, Yokohama, Japan
	Shuo Wang , Lei Wang , Faquir Jain, Towards achieving reliable and high-performance nanocomputing via dynamic redundancy allocation, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.1, p.1-21, January 2009
	Masaru Fukushi , Susumu Horiguchi , Luke Demoracski , Fabrizio Lombardi, An Efficient Framework for Scalable Defect Isolation in Large Scale Networks of DNA Self-Assembly, Journal of Electronic Testing: Theory and Applications, v.25 n.1, p.11-23, February 2009
	Chen Dong , Scott Chilstedt , Deming Chen, FPCNA: a field programmable carbon nanotube array, Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays, February 22-24, 2009, Monterey, California, USA
	M. Haykel Ben Jamaa , David Atienza , Yusuf Leblebici , Giovanni De Micheli, A stochastic perturbative approach to design a defect-aware thresholder in the sense amplifier of crossbar memories, Proceedings of the 2009 Conference on Asia and South Pacific Design Automation, January 19-22, 2009, Yokohama, Japan
	Loïc Lagadec , Bernard Pottier , Damien Picard, Toolset for nano-reconfigurable computing, Microelectronics Journal, v.40 n.4-5, p.665-672, April, 2009
	Mehdi B. Tahoori, BISM: built-in self map for hybrid crossbar nano-architectures, Proceedings of the 19th ACM Great Lakes symposium on VLSI, May 10-12, 2009, Boston Area, MA, USA
	Zain-ul-Abdin , Bertil Svensson, Evolution in architectures and programming methodologies of coarse-grained reconfigurable computing, Microprocessors & Microsystems, v.33 n.3, p.161-178, May, 2009
	Rajat Subhra Chakraborty , Swarup Bhunia, A study of asynchronous design methodology for robust CMOS-nano hybrid system design, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.3, p.1-22, August 2009
	Wei Zhang , Niraj K. Jha , Li Shang, A hybrid Nano/CMOS dynamically reconfigurable system—Part II: Design optimization flow, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.3, p.1-31, August 2009
	Mehdi B. Tahoori, Low-overhead defect tolerance in crossbar nanoarchitectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.2, p.1-24, July 2009