ACM Home Page
Please provide us with feedback. Feedback
Exploring and exploiting wire-level pipelining in emerging technologies
Full text PdfPdf (883 KB)
Source International Symposium on Computer Architecture archive
Proceedings of the 28th annual international symposium on Computer architecture table of contents
Göteborg, Sweden
Pages: 166 - 177  
Year of Publication: 2001
ISBN:0-7695-1162-7
Also published in ...
Authors
Michael Thaddeus Niemier  University of Notre Dame, Dept. of Computer Science and Engineering, Notre Dame, IN
Peter M. Kogge  University of Notre Dame, Dept. of Computer Science and Engineering, Notre Dame, IN
Sponsors
SIGARCH: ACM Special Interest Group on Computer Architecture
IEEE-CS\TCCA : TC on Computer Arhitecture
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 3,   Downloads (12 Months): 43,   Citation Count: 12
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/379240.379261
What is a DOI?

ABSTRACT

Pipelining is a technique that has long since been considered fundamental by computer architects. However, the world of nanoelectronics is pushing the idea of pipelining to new and lower levels — particularly the device level. How this affects circuits and the relationship between their timing, architecture, and design will be studied in the context of an inherently self-latching nanotechnology termed Quantum Cellular Automata (QCA). Results indicate that this nanotechnology offers the potential for “free” multi-threading and “processing-in-wire”. All of this could be accomplished in a technology that could be almost three orders of magnitude denser than an equivalent design fabricated in a process at the end of the CMOS curve.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
I. Amlani, A. Orlov, G. Toth, G, H. Bemstein, C. S. Lent, and G. L. Snider. Digital logic gate using quantum-dot cellular automata. Science, 284:289-291, 1999.
 
2
 
3
C. Lent. Molecular electronics: Bypassing the transistor paradigm. Science, 288:1597-1599, 2000.
 
4
C. S. Lent and P. D. Tougaw. A device architecture for computing with quantum dots. Proceedings" of the IEEE, 85:541, 1997.
 
5
M. Niemier and E Kogge. Logic in wire: Using quantum dots to implement a microprocessor. In Proceedings of 6th International Conference on Electronics. Circuits and Systems, 1999.
6
 
7
A. Orlov, I. Amlani, G. Bernstein, C. Lent, and G.. Snider. Realization of a functional cell for quantum-dot cellular automata. Science, 277:928-930, 1997.
 
8
A. Orlov, I. Amlani, C. Lent, G. Bemstein, and G.. Snider. Experimental demonstration of a binary wire for quantumdot cellular automata. Applied Physics Letters, 74:2875 77, 1999.
 
9
A. Orlov, l.Amlani, R. Kummamuru, R. Ramasubramaniam, G. Toth, C. Lent, G. Bernstein, and G. Snider. Experimental demonstration of clocked single-electron switching in quantum-dot cellular automata. Applied Physics Letters', 77:295-297, 2000.
 
10
A. Orlov, R. Kummamuru, R. Ramasubramaniam, G. Toth, C. Lent, G. Bernstein, and G. Snider. Experimental demonstration of a latch in clocked quantum-dot cellular automata. Applied Physics Letters, 78:1625-1627, 2001.
 
11
G. Snider, A. Orlov, I. Amlani, X. Zuo, G. B. stein, C. Lent, J. Merz, and W. Porod. Quantum-dot cellular automata: Review and recent experiments. J. of Applied Physic, 85:4283- 85, 1999.
 
12
 
13
J. Timler and C. Lent. Dissipation and gain in quantum-dot cellular automata, unpublished.
 
14
E Tougaw and C. Lent. Logical devices implemented using quantum cellular automata. Journal of Applied Physics, 75:1818, 1994.

CITED BY  12

Collaborative Colleagues:
Michael Thaddeus Niemier: colleagues
Peter M. Kogge: colleagues