ACM Home Page
Please provide us with feedback. Feedback
CryptoManiac: a fast flexible architecture for secure communication
Full text PdfPdf (836 KB)
Source International Symposium on Computer Architecture archive
Proceedings of the 28th annual international symposium on Computer architecture table of contents
Göteborg, Sweden
Pages: 110 - 119  
Year of Publication: 2001
ISBN:0-7695-1162-7
Also published in ...
Authors
Lisa Wu  Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI
Chris Weaver  Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI
Todd Austin  Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI
Sponsors
SIGARCH: ACM Special Interest Group on Computer Architecture
IEEE-CS\TCCA : TC on Computer Arhitecture
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 14,   Downloads (12 Months): 44,   Citation Count: 21
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/379240.379256
What is a DOI?

ABSTRACT

The growth of the Internet as a vehicle for secure communication and electronic commerce has brought cryptographic processing performance to the forefront of high throughput system design. This trend will be further underscored with the widespread adoption of secure protocols such as secure IP (IPSEC) and virtual private networks (VPNs).

In this paper, we introduce the CryptoManiac processor, a fast and flexible co-processor for cryptographic workloads. Our design is extremely efficient; we present analysis of a 0.25um physical design that runs the standard Rijndael cipher algorithm 2.25 times faster than a 600MHz Alpha 21264 processor. Moreover, our implementation requires 1/100th the area and power in the same technology. We demonstrate that the performance of our design rivals a state-of-the-art dedicated hardware implementation of the 3DES (triple DES) algorithm, while retaining the flexibility to simultaneously support multiple cipher algorithms. Finally, we define a scalable system architecture that combines CryptoManiac processing elements to exploit inter-session and inter-packet parallelism available in many communication protocols. Using I/O traces and detailed timing simulation, we show that chip multiprocessor configurations can effectively service high throughput applications including secure web and disk I/O processing.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
Advanced Enct3ptionStandard (AES) Development Effbrt. US Government, http://csrc.nist.gov/eneryption/aes/.
2
 
3
R. Atkinson. Security architecture for the internet protocol. IETF Draft Architecture ipsec-arch-secO0, 1996.
 
4
5
 
6
D.C. Burger and T. M. Austin. The simplescalar tool set, version 2.0. Technical Report CS-TR-97-1342, Unniversity of Wisconsin, Madison, June 1997.
 
7
C. Burnwick and et al. The Mars Encryption Algorithm. IBM, http://csrc.nist.gov/encryption/aes/round2/AESAIgs/MARS, 1999
 
8
Chrysalis-ITS Corporation. http://www.chrysalis-its.com
 
9
Compaq Corporation. http :/ /www.research.compaq.com/wrl/techreports/abstracts/9 3.5.html.
 
10
Counterpane Systems. http://www.couterpane.com
 
11
CryptSoft Technologies. http://www.cryptsoft.com, 2000.
 
12
J. Daemen and V. Rijmen. AES Proposal; Rijndael. http://csrc,nist.gov/encryption/aes/round2/AESAlgs/Rijndael, 1999.
 
13
D.W. Davis and W. L. Price. Security for Computer Net3vorks. Wiley, 1989.
 
14
DiskSIM simulator, http://www.ece.cmu.edu/ganger/disksim.
 
15
P. Fergguson and G. Huston. What is a VPN. hnp:/Twww.emplovees.org/ferguson/vlm.pd l, 1998.
 
16
 
17
Hi/Fn Corporation. http:/lwww.hifil.com
18
 
19
lnternet Traffic Archive. hnp://ita.ee.lbl.gov.
 
20
S/390 and 0S/390 Crryptography. htpp://www.s390.ibm.com/security/cryptography.html.
 
21
 
22
J. Keller. A superscalar alpha processor with out-of-order exeecution. 9 th Annual Microprocessor Forum, 1996.
 
23
Xuejia Laai. On the Design and Security, of Block Ciphers. Hartung- Gorre Veerlag, 1992.
 
24
 
25
 
26
U. Meyer-Base and R. Watzel. A comparison of DES and LFSR based FPGA implementable cryptography algorithms. 3 rd International Symposium on Communication Theory and Applications, pages 290-298, 1995.
 
27
Micron Corporation. http://www.micro.com/rdram.
 
28
P.L. Montgomery. Modular Multiplication Without Trial Division. Mathematics of Computation, 44(170):519-521, April 1985.
 
29
Stephen Mooore.E nhancing Securi O, PeL'formance Through IA-64 Architecture. lntel Corporation, http://developer.intel.com/dcsign/securitv/rsa2000/itanium.pd{, 1999.
 
30
An Introduction to Ct3ptography. Network Associates, Inc., http://www.pt{pi.org/doc/pgpintro/, 1999.
 
31
Quantum Corporation. http://www.quantum.com.
 
32
R.L. Rivest and et al. The RC6 Block Cipher. RSA Security, http://csrc.nist.gov/encrs, ptiorvaes/round2/AESAlgs/RC6.
 
33
RSA Security. http://www.rsa.ocm.
 
34
B. Schneier and et al. Twofish: A 128-Bit Block Cipher. Couterpane Systems, http://csrc.nist.gov/encryptiorv'aes/round2/AESAIgs/Twofish, 1998.
 
35
 
36
Shiva Corporation. http://www.shiva.com.
 
37
Synopsys. http://www.synopsys.com.
 
38
The SSL Protocol, version 3.0. Netscape, Inc., http://homc.netscape.com/eng/ss13/draft302.txt, 1999.

CITED BY  21

Collaborative Colleagues:
Lisa Wu: colleagues
Chris Weaver: colleagues
Todd Austin: colleagues