RED: resistance extraction for digital simulation

ABSTRACT

This paper describes an extractor designed to produce resistance values for use in digital circuit simulation. REDS avoids resistance extraction on most nets in a design using a simple filter based on the perimeter and area values calculated by the capacitance extractor, allowing it to concentrate on areas where resistance may substantially affect circuit timing. Nets are extracted using a fast square counting algorithm, and simplified before output to remove spurious elements. REDS is designed to work on the Magic layout database.

REFERENCES

• 1: Erich Barke, Resistance calculation from mask artwork data by finite element method, Proceedings of the 22nd ACM/IEEE conference on Design automation, p.305-311, June 1985, Las Vegas, Nevada, United States [doi>10.1145/317825.317875]
• 2: J. D. Bastian , M. Ellement , P. J. Fowler , C. E. Huang , L. P. McNamee, Symbolic Parasitic Extractor for Circuit Simulation (SPECS), Proceedings of the 20th conference on Design automation, p.346-352, June 27-29, 1983, Miami Beach, Florida, United States
• 3: D.T. Fitzpattrick, UMEXTRA: A Manhttan Circuit Extractor', Electronic Research Lab. Memo M82/42, Electronics Research Laboratory, University of California, Berkeley, January, 1982.
• 4: Mark Horowitz et sl., "A 32b Microprocessor with On-Chip 2K Byte Instruction Cache", 1987 International Solid .State Circuits ConJercncc Digest of Technical Papers, 30-31,328.
• 5: Mark Horowitz gad Robert W. Dutton, 'Resistance Extraction from Mask Layout Data", IEEE Transactions on Computer Aided Design, Vol. Cad*2, No. 3, July 1983, 145-150.
• 6: Steven P. McCormick, EXCL: A circuit extractor for IC designs, Proceedings of the 21st conference on Design automation, p.616-623, June 25-27, 1984, Albuquerque, New Mexico, United States
• 7: Shojiro Marl and James A. Wilmore, UResistance Extraction in a Hierarchical IC Artwork Verification System", Digest of Technical Papers, IEEE International Conference on Computer Aided Design, 1985 196-198.
• 8: 3orge B.ubenstein, P~ut Peufield, Jr. aad Mark A. Horowitz, "Signal Delay in RC Tree Networks',IEEE Transactions on Computer Aided Design, Vol. Cad-2, No. 3, July 1983, 202-210.
• 9: Walter S Scott , John K. Ousterhout, Magic's circuit extractor, Proceedings of the 22nd ACM/IEEE conference on Design automation, p.286-292, June 1985, Las Vegas, Nevada, United States [doi>10.1145/317825.317872]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Simulation

Additional Classification:
  C. Computer Systems Organization

General Terms:
Algorithms, Design