An overview of the Penn State design system

ABSTRACT

This paper overviews a CAD system under development at Penn State which will allow fast and near optimal implementation of a restricted class of VLSI architectures. Our target architectures are hierarchical mesh extensions of systolic meshes. Our target applications are primarily in the signal processing domain. The primitive components, at the lowest level in the mesh hierarchy, are one of the unique features of our target architectures. The CAD system under development includes: a tool for target architecture decomposition into primitive components, a tool for multi-level logic reduction for the primitive components; a tool for automatic gate placement within a primitive component; a tool for component placement within the target architecture; a high-level simulation tool; and a layout verification tool.

REFERENCES

• Ba: Barrow, H. G., "Proving the Correcmess of Digital Hardware Designs," VLSI Design, pp. 64-77, July 1984.
• BOI: J. A. Beekman , R. M. Owens , M. J. Irwin, Mesh arrays and LOGICIAN: a tool for their efficient generation, Proceedings of the 24th ACM/IEEE conference on Design automation, p.357-362, June 28-July 01, 1987, Miami Beach, Florida, United States [doi>10.1145/37888.37942]
• BCAD: Berkeley CAD Tools User's Manual, Scott, Hamachi, Mayo, and Ousterhout, eds., Computer Science Division, UCB, 1986.
• Br: Bryant, R., "Symbolic Verification of MOS Circuits," Proc. of the 1985 Chapel Hill Conf. on VLSI, pp. 419-438, 1985.
• DR: P. B. Denyer , David Renshaw, VLSI Signal Processing; A Bit-Serial Approach, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
• IO: Mary Jane Irwin , Robert Michael Owens, Digit-pipelined arithmetic as illustrated by the paste-up system: a tutorial, Computer, v.20 n.4, p.61-73, April 1987 [doi>10.1109/MC.1987.1663537]
• Ir: Irwin, M.J., "A Digit Pipelined Dynamic Time Warp Processor," CS-86-23, PSU, Aug. 1986.
• KGV: Kirkpatrick, S., C.D. Gelatt, M.P. Vecchi, "Optimization by Simulated Annealing," Science, 220(4598), pp. 671-680, May 1983.
• Ku: Kung, H.T., "Let's Design Algorithms for VLSI Systems," Proc of the First Caltech Conf. on VLSI, pp. 65-90, Jan. 1979.
• Ly: Lyons, R., "A Bit-Serial VLSI Architectural Methodology for Signal Processing," VLSI '81, Gray, ed., Academic Press, 1981.
• MIO: Mackowiak, T., M.J. Irwin, and R.M. Owens, "The Arithmetic Cube Digital Signal Processor," GOMAC-86 Digest, CA, Nov. 1986.
• Nu: Nussbaumer, H.J., Fast Fourier Transform and Convolution Algorithms, Springer-Verlag, 1982.
• OI1: R. M. Owens , M. J. Irwin, The arithmetic cube, IEEE Transactions on Computers, v.36 n.11, p.1342-1348, Nov. 1987 [doi>10.1109/TC.1987.5009473]
• OI2: Owens, R.M. and M.J. Irwin, "An Area Efficient VLSI FIR Filter," in VLSI Signal Processing, II, Kung, Owen, Nash, eds., IEEE Press, 1986.
• OI3: Owens, R.M. and M.J. irwin, "A System for Designing, Simulating, and Testing High Performance VLSI Signal Processors," IEEE Trans. on CAD, CAD-5(3), pp. 420-428, July 1986.
• FPO: Fuh, S-Y, C. Pun, and R.M. Owens, "ARTIST: A Silicon Compiler for Mesh Arrays," CS-86-31, PSU, Nov. 1986.
• Re: Reeves, D. S., "Verification of MOS Circuits at the Switch Level," Ph.D. Thesis, CS-87-12, PSU, April 1987.
• RI1: Reeves, D. S. and Irwin, M. J., "Functional Verification of Digi.tal MOS Circuits," Proc. of ICCAD-86, CA, Nov. 1986.
• RI2: Rawat, S. and M.J. Irwin, "On the C-Testability of Sequential Arrays," submitted to FTCS-17, Dec. 1986.
• SH: Sridhar, T. and J. Hayes, "Design of Easily Testable Systems," IEEE Trans. on Computers, C-30(11), pp. 842-854, Nov. 1981.
• Wi: Winograd, S, "On Computing the Discrete Fourier Transform," Math Computing, 32, pp. 175-195, 1978.

INDEX TERMS

Primary Classification:
  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING
      Subjects: Computer-aided design (CAD)

Additional Classification:
  A. General Literature

General Terms:
Design, Verification