Take a look at the new version of this page: [ beta version ]. Tell us what you think.

ABSTRACT

Several methods for increasing the speed of combinational static CMOS circuits, including techniques for partitioning gates on the basis of circuit complexity and input arrival time, are described. The target layout style is standard cell, rather than a PLA or gate matrix scheme. Use of a standard-cell-like image allows a two-level buffered hierarchy to be introduced which is beneficial to reducing circuit delays. Preliminary results from device sizing algorithms are also given. The device sizer employs a fast, accurate, waveform-simulation-based, table-driven delay calculator to determine gate delays. A summary of results shows that partitioning techniques yield delay reductions of 10 - 15% compared with another currently employed program. The sizing heuristics provide an additional 15 - 20% increase in circuit speed.

REFERENCES

• 1: John A. Darringer , Daniel Brand , John V. Gerbi , William H. Joyner, Jr. , Louise Trevillyan, LSS: a system for production logic synthesis, IBM Journal of Research and Development, v.28 n.5, p.537-545, September 1984
• 2: J. Fishburn and A. Dunlop, "'I'ILOS: A Posynomial Programming Approach to Transistor Sizing", Proc. IEEE International Conference on CAD, November, 1985, pp. 326- 328.
• 3: M. Hofmann, "A Table-Driven Approach to Timing Analysis", VLSI Technical Bulletin, vol. I, no. 2, September, 1986, pp. 16-18.
• 4: N. Jouppi, "TV: An NMOS Timing Analyzer", Proc. Third Caltech Conference on VLSI, 1983, pp. 71-85. ISBN 0- 914894-86-2.
• 5: E. Lelarasmee, A. Ruehli and A. Sangiovanni-Vincentetli, "The Waveform Relaxation Method for Time-l)omain Analysis of Iarge Scale Integrated Circuits", Transactions on CAD of Integrated Circuits and Systems, voI. CAD-I, no. 3, July 1982, pp. 131-145.
• 6: M. Matson, " Macro modelling and Optimization of Digital MOS VLSI Circuits", PhD Dissertation, Department of %, Massachusetts Institute of Technology, Cambridge, January 1985.
• 7: Thomas M. McWilliams, Verification of timing constraints on large digital systems, Proceedings of the 17th conference on Design automation, p.139-147, June 23-25, 1980, Minneapolis, Minnesota, United States [doi>10.1145/800139.804523]
• 8: R. Montoye, Private Communication, January, 1986.
• 9: J. Ousterhout, "Crystal: A Timing Analyzer for NMOS VI.SI Circuits", Proc. Third Caltech Conference on I"I.SI, L9~3, pp. 57-70. ISBN 0-914894-86-2.
• 10: J. Rubenstein, P. Penfield and M. llorowitz, "Signal Delay in RC Tree Networks", IEEE Transactiottr on CAD of Integrated Circuits and Systems, vol. CAD-2, no. 3, July 1983, pp. 202- 211.
• 11: H. Schichmann and D. ltodges, "Modelling and Simulation of MOS Insulated-Gate Field Effect Transistor Switching Circuits", IEEE Journal of Solid-State Circuits, vol. SC~3, no. 5, September 1968, pp. 285-289.
• 12: J. White, A. Sangiovanni-Vincentelli, F. Odeh and A. Ruehli, "Waveform Relaxation: Theory and Practice", Transactions of" the Society for Computer Simulation, vol. 2, no. I, 1985, pp. 95-133.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Memory technologies

Additional Classification:
  C. Computer Systems Organization

  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING
      Subjects: Computer-aided design (CAD)

General Terms:
Design, Measurement, Performance