| An improved systematic method for constructing systolic arrays from algorithms |
| Full text |
Pdf
(857 KB)
|
| Source
|
Annual ACM IEEE Design Automation Conference
archive
Proceedings of the 24th ACM/IEEE Design Automation Conference
table of contents
Miami Beach, Florida, United States
Pages: 26 - 34
Year of Publication: 1987
ISBN:0-8186-0781-5
|
|
Authors
|
|
N. Faroughi
|
Department of Electricdl Engineering, Michigan State University, East Lansing, Michigan
|
|
M. A. Shanblatt
|
Department of Electricdl Engineering, Michigan State University, East Lansing, Michigan
|
|
| Sponsor |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 6, Downloads (12 Months): 14, Citation Count: 1
|
|
|
ABSTRACT
An improved systematic method is introduced which reduces the number of ad hoc steps and provides all possible systolic solutions for a given algorithm. Algorithms are modeled using index space (geometric) representations where the index transformation matrices are determined systematically. Systolic arrays are produced by geometric projections.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
H. T. Kung, "Why Systolic Architectures?," Computer Magazine Vol. 15, No. 2, 1982, pp 37-,46.
|
| |
2
|
J.L. Bentley and H. T. Kung, "An Introduction to Systolic Algorithm and Architectures," IVav. Res. Rev. (USA), Vol. 35, No. 2, 1983, pp 3-16.
|
| |
3
|
J. A. B. Fortes, K. S. Fu and B. W. Wah, "Systematic Approaches to the Design of AlgorithmicaHy Specified Systolic Arrays," 1985 lnt'l Conf. on Acoustics, Speech, and Signal processing, Tampa, Florida, Mar. 1985, pp 300-303.
|
| |
4
|
J.A.B. Fortes and D. I. Moldovan, "Parallelism Detection and Transformation Techniques Useful for VLSI Algorithms," J. of Parallel and Distributed Confuting, 1985, pp 277-301.
|
| |
5
|
|
| |
6
|
D.I. Moldovan, "On the Design of Algorithms for VLSI Systolic Arrays," Proceedings of the IEEE, Vol. 71, No. 1, Jan. 1983, pp 113-120.
|
| |
7
|
D.D. Gajski and R. H. Kuhn, "Guest Editors' Introduction New VLSI Tools," IEEE Computer, No. 12, Dec. 1983, pp 11-14.
|
| |
8
|
P. R. Cappello and K. Steiglitz, "Unifying VLSI Array Designs with Geometric Transformations," Conf. on Parallel Procesaing, 1983, pp 448-457.
|
| |
9
|
R. H. Kuhn, "Transforming Algorithms for Single-Stage and VI_.SI Archi~s," Workshop on Iruerconnection Networks for Parallel and Distributed Processing, 1980, pp 11-19,
|
| |
10
|
|
| |
11
|
|
| |
12
|
Kai Hwang and Yen-Keng Cheng, "VLSI Computing Structures for Solving Large-Scale Linear System of Equations," Conf. on Parallel Processing, 1980, pp 217- 227.
|
|