|
 ABSTRACT
The COSMOS simulator provides fast and accurate switch-level modeling of MOS digital circuits. It attains high performance by preprocessing the transistor network into a functionally equivalent Boolean representation. This description, produced by the symbolic analyzer ANAMOS, captures all aspects of switch-level networks including bidirectional transistors, stored charge, different signal strengths, and indeterminate (X) logic values. The LGCC program translates the Boolean representation into a set of machine language evaluation procedures and initialized data structures. These procedures and data structures are compiled along with code implementing the simulation kernel and user interface to produce the simulation program. The simulation program runs an order of magnitude faster than our previous simulator MOSSIM II.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Z. Barzilai , D. K. Beece , L. M. Hiusman , V. S. Iyegar , G. M. Silberman, SLS—a fast switch level simulator for verification and fault coverage analysis, Proceedings of the 23rd ACM/IEEE conference on Design automation, p.164-170, July 1986, Las Vegas, Nevada, United States
|
| |
2
|
R. E. Bryant,, "A Switch-Level Model and Simulator for MOS Digital Systems," IEEE Trans. on Computer8 Vol. C-33, No. 2 (February, 1984), pp. 160-177.
|
| |
3
|
R. E. Bryant, "Algorithmic Aspects of Symbolic Switch Network Analysis~, IEEE Trans. on Computer-Aided Design of Integrated Circuits, accepted for publication, 1987.
|
| |
4
|
R. E. Bryant, "Boolean Analysis of MOS Circuits", IEEE Trans. on Computer-Aided Design of Integrated Circuits, accepted for publication, 1987.
|
| |
5
|
E. Cerny, and J. Gecsei, gSimulation of MOS Circuits by Decision Diagrams~, IEEE Trans. on Computer-Aided Design of Integrated Circuit,, VoL CAD-4, No. 4 (October, 1985), pp. 685-693.
|
| |
6
|
G. Ditlow, W. Donath, and A. Ruehli, "Logic Equations for MOSFET Circuits", International Symposium on Circuits and Systems, IEEE, 1983, pp. 752-755.
|
| |
7
|
I.N. Hajj, and D. Saab, "Symbolic Logic Simulation of MOS Circuits~, International Symposium on Circuits and Systems, IEEE, 1983, pp. 246- 249.
|
| |
8
|
C. E. Shannon, ~A Symbolic Analysis of Relay and Switching Circuits", Trans. of the AIEE, Vol. 57 (1938), pp. 713-723.
|
| |
9
|
I. SpiUinger, and G. M. Silberman, "Improving the Performance of a Switch-Level Simulator", IEEE Trans. on Computer-Aided Design of Integrated Circuits, Vol. CAD-5, No. 3 (July, 1986), pp. 685-693.
|
 |
10
|
|
| |
11
|
C. J. Term,n, Simulation Tools for Digital LSI Design, PhD Thesis, MIT Dept. Elec. Eng. and Comp. Sci., October, 1983.
|
CITED BY 55
|
|
Wing Yee Au , Daniel Weise , Scott Seligman, Automatic generation of compiled simulations through program specialization, Proceedings of the 28th conference on ACM/IEEE design automation, p.205-210, June 17-22, 1991, San Francisco, California, United States
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Peter R. Sutton , Jay B. Brockman , Stephen W. Director, Design management using dynamically defined flows, Proceedings of the 30th international conference on Design automation, p.648-653, June 14-18, 1993, Dallas, Texas, United States
|
|
|
|
|
|
D. T. Blaauw , D. G. Saab , R. B. Mueller-Thuns , J. A. Abraham , J. T. Rahmeh, Automatic generation of behavioral models from switch-level descriptions, Proceedings of the 26th ACM/IEEE conference on Design automation, p.179-184, June 25-28, 1989, Las Vegas, Nevada, United States
|
|
|
|
|
|
|
|
|
|
|
|
S. A. Kravitz , R. E. Bryant , R. A. Rutenbar, Massively parallel switch-level simulation: a feasibility study, Proceedings of the 26th ACM/IEEE conference on Design automation, p.91-97, June 25-28, 1989, Las Vegas, Nevada, United States
|
|
|
|
|
|
|
|
|
H. T. Kung , Robert Sansom , Steven Schlick , Peter Steenkiste , Matthieu Arnould , Francois J. Bitz , Fred Christianson , Eric C. Cooper , Onat Menzilcioglu , Denise Ombres , Brian Zill, Network-based multicomputers: an emerging parallel architecture, Proceedings of the 1991 ACM/IEEE conference on Supercomputing, p.664-673, November 18-22, 1991, Albuquerque, New Mexico, United States
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
E. Vandris , G. Sobelman, Algorithms for fast, memory efficient switch-level fault simulation, Proceedings of the 28th conference on ACM/IEEE design automation, p.138-143, June 17-22, 1991, San Francisco, California, United States
|
|
|
Alberto L. Sangiovanni-Vincentelli , Patrick C. McGeer , Alexander Saldanha, Verification of electronic systems, Proceedings of the 33rd annual conference on Design automation, p.106-111, June 03-07, 1996, Las Vegas, Nevada, United States
|
|
|
|
|
|
Dah-Cherng Yuan , Lawrence T. Pillage , Joseph T. Rahmeh, Evaluation of parts by mixed-level DC-connected components in logic simulation, Proceedings of the 30th international conference on Design automation, p.367-372, June 14-18, 1993, Dallas, Texas, United States
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
V. Krishnaswamy , J. Casas , T. Tetzlaff, A switch level fault simulation environment, Proceedings of the 37th conference on Design automation, p.780-785, June 05-09, 2000, Los Angeles, California, United States
|
|
|
Richard H. Lathrop , Robert J. Hall , Gavan Duffy , K. Mark Alexander , Robert S. Kirk, Advances in functional abstraction from structure, Proceedings of the 25th ACM/IEEE conference on Design automation, p.708-711, June 12-15, 1988, Atlantic City, New Jersey, United States
|
|
|
Ronald Stewart , Véronique Anjubault , Philippe Garcin , Jacques Benkoski, Automatic import of custom designs into a cell-based environment using switch-level analysis and circuit simulation, Proceedings of the conference on European design automation, p.28-31, November 1992, Congress Centrum Hamburg, Hamburg, Germany
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Hui Zhang , Simona Doboli , Hua Tang , Alex Doboli, Compiled code simulation of analog and mixed-signal systems using piecewise linear modeling of nonlinear parameters: A case study for ΔΣ modulator simulation, Integration, the VLSI Journal, v.40 n.3, p.193-208, April, 2007
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Adobe Acrobat
QuickTime
Windows Media Player
Real Player
Pdf
B.7