| SSIM: a software levelized compiled-code simulator |
| Full text |
Pdf
(765 KB)
|
| Source
|
Annual ACM IEEE Design Automation Conference
archive
Proceedings of the 24th ACM/IEEE Design Automation Conference
table of contents
Miami Beach, Florida, United States
Pages: 2 - 8
Year of Publication: 1987
ISBN:0-8186-0781-5
|
|
Authors
|
|
L.-T. Wang
|
Research & Development Department, AIDA Corporation, 5155 Old Ironsides Drive, Santa Clara, CA
|
|
N. E. Hoover
|
Research & Development Department, AIDA Corporation, 5155 Old Ironsides Drive, Santa Clara, CA
|
|
E. H. Porter
|
Research & Development Department, AIDA Corporation, 5155 Old Ironsides Drive, Santa Clara, CA
|
|
J. J. Zasio
|
Research & Development Department, AIDA Corporation, 5155 Old Ironsides Drive, Santa Clara, CA
|
|
| Sponsor |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 9, Downloads (12 Months): 36, Citation Count: 19
|
|
|
ABSTRACT
This paper presents a new logic simulation technique that uses software levelized compiled-code (LCC) for synchronous designs. Three approaches are proposed: C source code, target machine code and interpreted code. The evaluation speed for the software LCC simulator (SSIM) is about 140,000 (gate) evaluations per second using C source code or target machine code, or 50,000 evaluations per second using interpreted code. It is about 40 to 100 times slower than the AIDA hardware LCC simulator, but is about one order of magnitude faster than a traditional software event simulator. For a 32-bit multiplier with gate activity more than 100%, experiments indicate that SSIM runs about 250 to 1,000 times faster than the AIDA event simulator that evaluates about 4,500 gates per second.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
Aida 86
|
Aids Corp., Aids Design System, Vols. II and IV, Aids Corp., Santa Clara, California, 1986.
|
| |
Blank 84
|
Blank, T., "A Survey of Hardware Accelerators Used in Computer-aided Design," IEEE Design gJ Test of Computers, Vol. 1, No. 3, pp. 21-39, August 1984.
|
| |
Breuer 76
|
Breuer, M.A., and/k.D. Friedman, Diagnosi~ and Reliable Deeign of Digital Systems, Computer Science Press, Inc., Woodland Hills, CA, 1976.
|
| |
Chiang 86
|
|
| |
Denneau 82
|
|
| |
Ishiura 85
|
Ishiura, N., H. Yasuura, T. Kawata, and S. Yajima, "High-Speed Logic Simulation on a Vector Processor," Digest of Papers, IEEE 1985 Int'l Conf. on Computer- Aided Design ({GCAD-85), pp. 119-121, Santa Clara, CA, Nov. 18-21, 1985.
|
| |
Pfister 82
|
|
| |
Smith 86
|
|
CITED BY 19
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Valeria Bertacco , Maurizio Damiani , Stefano Quer, Cycle-based symbolic simulation of gate-level synchronous circuits, Proceedings of the 36th ACM/IEEE conference on Design automation, p.391-396, June 21-25, 1999, New Orleans, Louisiana, United States
|
|
|
Joon-Seo Yim , Yoon-Ho Hwang , Chang-Jae Park , Hoon Choi , Woo-Seung Yang , Hun-Seung Oh , In-Cheol Park , Chong-Min Kyung, A C-based RTL design verification methodology for complex microprocessor, Proceedings of the 34th annual conference on Design automation, p.83-88, June 09-13, 1997, Anaheim, California, United States
|
|
|
|
|
|
|
|
|
|
|
|
Richard H. Lathrop , Robert J. Hall , Gavan Duffy , K. Mark Alexander , Robert S. Kirk, Advances in functional abstraction from structure, Proceedings of the 25th ACM/IEEE conference on Design automation, p.708-711, June 12-15, 1988, Atlantic City, New Jersey, United States
|
|
|
Nam Sung Kim , Taeho Kgil , Valeria Bertacco , Todd Austin , Trevor Mudge, Microarchitectural power modeling techniques for deep sub-micron microprocessors, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|