Exploring SOI device structures and interconnect architecures for 3-dimensional integration

ABSTRACT

3-Dimensional (3-D) integration offers numerous advantages over conventional structures. Double-gate (DG) transistors can be fabricated for better device characteristics, and multiple device layers can be vertically stacked for better interconnect performance. In this paper, we explore the suitable device structures and interconnect architectures for multi-device-layer integrated circuits and study how 3-D SOI circuits can better meet the performance and power dissipation requirements projected by ITRS for future technology generations. Results demonstrate that DGSOI circuits can achieve as much as 20% performance gain and 8% power delay product reduction than SGSOI (single-gate SOI). More important, for an interconnect-dominated circuits, multi-device-layer integration offers significant performance improvement. Compared to 2-D integration, most 3-D circuits can be clocked at much higher frequencies (double or even triple). Multi-device-layer circuits, with suitable SOI device structures, can be a viable solution for future low power high performance applications.

REFERENCES

• 1: M. Bohr, "MOS Transistor: Scaling and Performance Trend", Semiconductor International, pp.75-78, June, 1995.
• 2: M. Bohr, "Interconnect Scaling - The Real Limiter to High Performance ULSI", Technical Digest of International Electron Device Meeting, pp.241-244, 1995.
• 3: Semiconductor Industry Association, "International Technology Roadmap for Semiconductors", 1999.
• 4: H. B. Bakoglu, "Circuits, Interconnections, and Packaging for VLSI", Addison-Wesley, 1990.
• 5: J. P. Colinge, "Silicon on Insulator Technology: Materials to VLSI", Kluwer Academic Publishers, 1991.
• 6: L. Wei, Z. Chen, and K. Roy,"Double gate Dynamic Threshold Voltages (DGDT) SOI MOSFETs for Low Power High Performance Designs ", IEEE International SOI Conference, pp. 82-83, 1997.
• 7: K. Suzuki, T. Sugii, Y. Tosaka, H. Horie and Y. Arimoto, "Scaling Theory for Double-Gate SOI MOSFET's", IEEE Trans. on Electron Devices, Vol.40, No.12, pp. 2326-2329, 1993.
• 8: K. C. Sarawat, S. J. Souri, V. Subramanian, A. R. Joshi, and A. W. Wang, "Novel 3D Structures", Proceedings of 1999 International SOI Conference, pp.54-55, 1999.
• 9: R. Zhang, K. Roy, and D. B. Janes, "Architecture and Performance of 3-Dimensional SOI Circuits", Proceedings of 1999 IEEE International SOI Conference, pp.44-45, 1999.
• 10: Rongtian Zhang , Kaushik Roy , Cheng Kok Koh , David B. Janes, Stochastic wire-length and delay distributions of 3-dimensional circuits, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 11: J. A. Davis, V. K. De, and J. Meindl, "A Stochastic Wire-Length Distribution for Gigascale Integration (GSI) - Part I: Derivation and Validation", IEEE Trans. Electron Devices, Vol. 45, No. 3, pp.580-589, Mar. 1998.
• 12: J. Rubinstein, P. Penfield, Jr. and M. A. Horowitz, "Signal Delay in RC Tree Networks", IEEE Transactions on Computer-Aided Design, Vol.CAD-2, No. 3, 1983.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Advanced technologies

Additional Classification:
  B. Hardware
  B.8 Performance and Reliability

  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Interconnection architectures (e.g., common bus, multiport memory, crossbar switch)

  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Electronics

General Terms:
Design, Measurement, Performance, Theory